{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T20:56:31Z","timestamp":1787086591613,"version":"build-2736575974"},"reference-count":32,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"9","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2025,9,1]]},"DOI":"10.1587\/transele.2024fup0001","type":"journal-article","created":{"date-parts":[[2025,5,8]],"date-time":"2025-05-08T18:07:07Z","timestamp":1746727627000},"page":"418-426","source":"Crossref","is-referenced-by-count":2,"title":["Signed Approximate Adder Tree and Quantization- and Bit-Pruning-Aware Training for Digital Computation-in-Memory"],"prefix":"10.1587","volume":"E108.C","author":[{"given":"Daqi","family":"LIN","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and Information Systems, Graduate School of Engineering, The University of Tokyo"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tao","family":"WANG","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Information Systems, Graduate School of Engineering, The University of Tokyo"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Adil","family":"PADIYAL","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Information Systems, Graduate School of Engineering, The University of Tokyo"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Naoko","family":"MISAWA","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Information Systems, Graduate School of Engineering, The University of Tokyo"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chihiro","family":"MATSUI","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Information Systems, Graduate School of Engineering, The University of Tokyo"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ken","family":"TAKEUCHI","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Information Systems, Graduate School of Engineering, The University of Tokyo"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] M. Horowitz, \u201c1.1 computing\u2019s energy problem (and what we can do about it),\u201d 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp.10-14, Feb. 2014. 10.1109\/isscc.2014.6757323","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] Y. Chen, L. Lu, B. Kim, and T.T.-H. Kim, \u201cA reconfigurable 4T2R ReRAM computing in-memory macro for efficient edge applications,\u201d IEEE Open J. Circuits Syst., vol.2, pp.210-222, 2021. 10.1109\/ojcas.2020.3042550","DOI":"10.1109\/OJCAS.2020.3042550"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] J. Zhang, Z. Wang, and N. Verma, \u201cIn-memory computation of a machine-learning classifier in a standard 6T SRAM array,\u201d IEEE J. Solid-State Circuits, vol.52, no.4, pp.915-924, April 2017. 10.1109\/jssc.2016.2642198","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] M. Ali, A. Jaiswal, S. Kodge, A. Agrawal, I. Chakraborty, and K. Roy, \u201cIMAC: In-memory multi-bit multiplication and accumulation in 6t SRAM array,\u201d IEEE Trans. Circuits Syst. I: Reg. Papers, vol.67, no.8, pp.2521-2531, Aug. 2020. 10.1109\/tcsi.2020.2981901","DOI":"10.1109\/TCSI.2020.2981901"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] E.J. Choi, I. Choi, C. Jeon, G. Yun, D. Yi, S. Ha, I.-J. Chang, and M. Je, \u201cSRAM-based computing-in-memory macro with fully parallel one-step multibit computation,\u201d IEEE Solid-State Circuits Lett., vol.5, pp.234-237, 2022. 10.1109\/lssc.2022.3206416","DOI":"10.1109\/LSSC.2022.3206416"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] Z. Chen, Z. Yu, Q. Jin, Y. He, J. Wang, S. Lin, D. Li, Y. Wang, and K. Yang, \u201cCAP-RAM: A charge-domain in-memory computing 6T-SRAM for accurate and precision-programmable CNN inference,\u201d IEEE J. Solid-State Circuits, vol.56, no.6, pp.1924-1935, June 2021. 10.1109\/jssc.2021.3056447","DOI":"10.1109\/JSSC.2021.3056447"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] V. Sharma, J. E. Kim, Y.-J. Jo, Y. Chen, and T.T.-H. Kim, \u201cAND8T SRAM macro with improved linearity for multi-bit in-memory computing,\u201d 2021 IEEE International Symposium on Circuits and Systems (ISCAS), May 2021. 10.1109\/iscas51556.2021.9401665","DOI":"10.1109\/ISCAS51556.2021.9401665"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] F. Tu, Z. Wu, Y. Wang, L. Liang, L. Liu, Y. Ding, L. Liu, S. Wei, Y. Xie, and S. Yin, \u201cTranCIM: Full-digital bitline-transpose CIM-based sparse transformer accelerator with pipeline\/parallel reconfigurable modes,\u201d IEEE J. Solid-State Circuits, vol.58, no.6, pp.1798-1809, June 2023. 10.1109\/jssc.2022.3213542","DOI":"10.1109\/JSSC.2022.3213542"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] H. Mori, W.-C. Zhao, C.-E. Lee, C.-F. Lee, Y.-H. Hsu, C.-K. Chuang, T. Hashizume, H.-C. Tung, Y.-Y. Liu, S.-R. Wu, K. Akarvardar, T.-L. Chou, H. Fujiwara, Y. Wang, Y.-D. Chih, Y.-H. Chen, H.-J. Liao, and T.-Y.J. Chang, \u201cA 4nm 6163-tops\/w\/b 4790-TOPS\/mm<sup>2<\/sup>\/b SRAM based digital-computing-in-memory macro supporting bit-width flexibility and simultaneous MAC and weight update,\u201d 2023 IEEE International Solid- State Circuits Conference (ISSCC), Feb. 2023. 10.1109\/isscc42615.2023.10067555","DOI":"10.1109\/ISSCC42615.2023.10067555"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] Y. He, H. Diao, C. Tang, W. Jia, X. Tang, Y. Wang, J. Yue, X. Li, H. Yang, H. Jia, and Y. Liu, \u201c7.3 A 28nm 38-to-102-TOPS\/w 8b multiply-less approximate digital SRAM compute-in-memory macro for neural-network inference,\u201d 2023 IEEE International Solid-State Circuits Conference (ISSCC), pp.130-132, Feb. 2023. 10.1109\/isscc42615.2023.10067305","DOI":"10.1109\/ISSCC42615.2023.10067305"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] A. Guo, C. Xi, F. Dong, X. Pu, D. Li, J. Zhang, X. Dong, H. Gao, Y. Zhang, B. Wang, J. Yang, and X. Si, \u201cA 28-nm 64-kb 31.6-TFLOPS\/W digital-domain floating-point-computing-unit and double-bit 6T-SRAM computing-in-memory macro for floating-point CNNs,\u201d IEEE J. Solid-State Circuits, vol.59, no.9, pp.3032-3044, Sept. 2024. 10.1109\/jssc.2024.3375359","DOI":"10.1109\/JSSC.2024.3375359"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] H. You, W. Li, D. Shang, Y. Zhou, and S. Qiao, \u201cA 1-8b reconfigurable digital SRAM compute-in-memory macro for processing neural networks,\u201d IEEE Trans. Circuits Syst. I: Reg. Papers, vol.71, no.4, pp.1602-1614, April 2024. 10.1109\/tcsi.2024.3355944","DOI":"10.1109\/TCSI.2024.3355944"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] R. Khaddam-Aljameh, P.-A. Francese, L. Benini, and E. Eleftheriou, \u201cAn SRAM-based multibit in-memory matrix-vector multiplier with a precision that scales linearly in area, time, and power,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.29, no.2, pp.372-385, Feb. 2021. 10.1109\/tvlsi.2020.3037871","DOI":"10.1109\/TVLSI.2020.3037871"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] H. Kim, T. Yoo, T.T.-H. Kim, and B. Kim, \u201cColonnade: A reconfigurable SRAM-based digital bit-serial compute-in-memory macro for processing neural networks,\u201d IEEE J. Solid-State Circuits, vol.56, no.7, pp.2221-2233, July 2021. 10.1109\/jssc.2021.3061508","DOI":"10.1109\/JSSC.2021.3061508"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] A. Dalloo, A. Najafi, and A. Garcia-Ortiz, \u201cSystematic design of an approximate adder: The optimized lower part constant-OR adder,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.26, no.8, pp.1595-1599, Aug. 2018. 10.1109\/tvlsi.2018.2822278","DOI":"10.1109\/TVLSI.2018.2822278"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] P. Balasubramanian, R. Nayar, and D. Maskell, \u201cAn approximate adder with reduced error and optimized design metrics,\u201d 2021 IEEE Asia Pacific Conference on Circuit and Systems (APCCAS), pp.21-24, Nov. 2021. 10.1109\/apccas51387.2021.9687757","DOI":"10.1109\/APCCAS51387.2021.9687757"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] S. Belwal, R. Bhattacharjya, K. Goswami, and D.S. Banerjee, \u201cACLA: An approximate carry-lookahead adder with intelligent carry judgement and correction,\u201d 2021 22nd International Symposium on Quality Electronic Design (ISQED), April 2021. 10.1109\/isqed51717.2021.9424329","DOI":"10.1109\/ISQED51717.2021.9424329"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] J. Hu, Z. Li, M. Yang, Z. Huang, and W. Qian, \u201cA high-accuracy approximate adder with correct sign calculation,\u201d Integration, vol.65, pp.370-388, March 2019. 10.1016\/j.vlsi.2017.09.003","DOI":"10.1016\/j.vlsi.2017.09.003"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] P. Balasubramanian, R. Nayar, and D.L. Maskell, \u201cGate-level static approximate adders: A comparative analysis,\u201d Electronics, vol.10, no.23, 2917, Nov. 2021. 10.3390\/electronics10232917","DOI":"10.3390\/electronics10232917"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] S.E. Fatemieh and M.R. Reshadinezhad, \u201cPower-efficient, high-PSNR approximate full adder applied in error-resilient computations based on CNTFETs,\u201d 2020 20th International Symposium on Computer Architecture and Digital Systems (CADS), Aug. 2020. 10.1109\/cads50570.2020.9211854","DOI":"10.1109\/CADS50570.2020.9211854"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] E. Adams, S. Venkatachalam, and S.-B. Ko, \u201cEnergy-efficient approximate MAC unit,\u201d 2019 IEEE International Symposium on Circuits and Systems (ISCAS), May 2019. 10.1109\/iscas.2019.8701880","DOI":"10.1109\/ISCAS.2019.8701880"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] D. Esposito, A.G.M. Strollo, and M. Alioto, \u201cLow-power approximate MAC unit,\u201d 2017 13th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME), June 2017. 10.1109\/prime.2017.7974112","DOI":"10.1109\/PRIME.2017.7974112"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] W. Liu, T. Zhang, E. McLarnon, M. O\u2019Neill, P. Montuschi, and F. Lombardi, \u201cDesign and analysis of majority logic-based approximate adders and multipliers,\u201d IEEE Trans. Emerg. Top. Comput., vol.9, no.3, pp.1609-1624, July 2021. 10.1109\/tetc.2019.2929100","DOI":"10.1109\/TETC.2019.2929100"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] S. Salavati, M.H. Moaiyeri, and K. Jafari, \u201cUltra-efficient nonvolatile approximate full-adder with spin-hall-assisted MTJ cells for in-memory computing applications,\u201d IEEE Trans. Magn., vol.57, no.5, pp.1-11, May 2021. 10.1109\/tmag.2021.3064224","DOI":"10.1109\/TMAG.2021.3064224"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] B.K. Mohanty, \u201cEfficient fixed-width adder-tree design,\u201d IEEE Trans. Circuits Syst. II: Express Briefs, vol.66, no.2, pp.292-296, Feb. 2019. 10.1109\/tcsii.2018.2849214","DOI":"10.1109\/TCSII.2018.2849214"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] D. Wang, C.-T. Lin, G.K. Chen, P. Knag, R.K. Krishnamurthy, and M. Seok, \u201cDIMC: 2219TOPS\/W 2569F2\/B digital in-memory computing macro in 28nm based on approximate arithmetic hardware,\u201d 2022 IEEE International Solid- State Circuits Conference (ISSCC), Feb. 2022. 10.1109\/isscc42614.2022.9731659","DOI":"10.1109\/ISSCC42614.2022.9731659"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] Y. He, J. Yue, X. Feng, Y. Huang, H. Jia, J. Wang, L. Zhang, W. Sun, H. Yang, and Y. Liu, \u201cAn RRAM-based digital computing-in-memory macro with dynamic voltage sense amplifier and sparse-aware approximate adder tree,\u201d IEEE Trans. Circuits Syst. II: Express Briefs, vol.70, no.2, pp.416-420, Feb. 2023. 10.1109\/tcsii.2022.3209872","DOI":"10.1109\/TCSII.2022.3209872"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] C. He, Z. Wang, F. Xiang, Z. Dai, Y. He, J. Yue, and Y. Liu, \u201cLSAC: A low-power adder tree for digital computing-in-memory by sparsity and approximate circuits co-design,\u201d IEEE Trans. Circuits Syst. II: Express Briefs, vol.71, no.2, pp.852-856, Feb. 2024. 10.1109\/tcsii.2023.3304752","DOI":"10.1109\/TCSII.2023.3304752"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] V. Sharma, H. Kim, and T.T.-H. Kim, \u201cA 64 Kb reconfigurable full-precision digital ReRAM-based compute-in-memory for artificial intelligence applications,\u201d IEEE Trans. Circuits Syst. I: Reg. Papers, vol.69, no.8, pp.3284-3296, Aug. 2022. 10.1109\/tcsi.2022.3168053","DOI":"10.1109\/TCSI.2022.3168053"},{"key":"30","unstructured":"[30] B. Parhami, Computer arithmetic: Algorithms and hardware designs, Oxford University Press, New York, 2010."},{"key":"31","unstructured":"[31] Y. Bengio, N. L\u00e9onard, and A. Courville, \u201cEstimating or propagating gradients through stochastic neurons for conditional computation,\u201d https:\/\/arxiv.org\/abs\/1308.3432, accessed Aug. 30, 2024. 10.48550\/arXiv.1308.3432"},{"key":"32","unstructured":"[32] A. Steiner, A. Kolesnikov, X. Zhai, R. Wightman, J. Uszkoreit, and L. Beyer, \u201cHow to train your ViT? Data, augmentation, and regularization in vision transformers,\u201d https:\/\/arxiv.org\/abs\/2106.10270, accessed Aug. 30, 2024. 10.48550\/arXiv.2106.10270"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E108.C\/9\/E108.C_2024FUP0001\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,6]],"date-time":"2025-09-06T03:37:30Z","timestamp":1757129850000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E108.C\/9\/E108.C_2024FUP0001\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,1]]},"references-count":32,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2024fup0001","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,9,1]]},"article-number":"2024FUP0001"}}