{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T23:16:32Z","timestamp":1772925392807,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2026,3,1]]},"DOI":"10.1587\/transele.2025ecp5009","type":"journal-article","created":{"date-parts":[[2025,9,15]],"date-time":"2025-09-15T22:07:45Z","timestamp":1757974065000},"page":"84-92","source":"Crossref","is-referenced-by-count":0,"title":["Signal Integrity Study of a Panel Level Package Based on Simulation-Measurement Correlations"],"prefix":"10.1587","volume":"E109.C","author":[{"given":"Sangkyu","family":"KIM","sequence":"first","affiliation":[{"name":"Electrical and Electronic Convergence Department, Hongik University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] M. Kawano, \u201cTechnology Trends in 2.5D\/3D Packaging and Heterogeneous Integration,\u201d 2021 5th IEEE Electron Devices Technology &amp; Manufacturing Conference (EDTM), pp.1-3, 2021. 10.1109\/edtm50988.2021.9421033","DOI":"10.1109\/EDTM50988.2021.9421033"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] J.H. Lau, \u201cRecent Advances and Trends in Advanced Packaging,\u201d IEEE Trans. Compon. Packag. Manuf. Technol., vol.12, no.2, pp.228-252, Feb. 2022. 10.1109\/tcpmt.2022.3144461","DOI":"10.1109\/TCPMT.2022.3144461"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] Y. Uematsu, N. Ushifusa, and H. Onozeki, \u201cElectrical Transmission Properties of HBM Interface on 2.1-D System in Package Using Organic Interposer,\u201d 2017 IEEE 67th Electronic Components and Technology Conference (ECTC), pp.1943-1949, 2017. 10.1109\/ectc.2017.34","DOI":"10.1109\/ECTC.2017.34"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] K. Oi, S. Otake, N. Shimizu, S. Watanabe, Y. Kunimoto, T. Kurihara, T. Koyama, M. Tanaka, L. Aryasomayajula, and Z. Kutlu, \u201cDevelopment of new 2.5D package with novel integrated organic interposer substrate with ultra-fine wiring and high density bumps,\u201d 2014 IEEE 64th Electronic Components and Technology Conference (ECTC), pp.348-353, 2014. 10.1109\/ECTC.2014.6897310","DOI":"10.1109\/ECTC.2014.6897310"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] N. Islam, K.H. Tan, S.W. Yoon, and T. Chen, \u201cHigh Density Ultra-Thin Organic Substrates for Advanced Flip Chip Packages,\u201d 2019 IEEE 69th Electronic Components and Technology Conference (ECTC), pp.325-329, 2019. 10.1109\/ectc.2019.00056","DOI":"10.1109\/ECTC.2019.00056"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] R. Mahajan, R. Sankman, N. Patel, D.-W. Kim, K. Aygun, Z. Qian, Y. Mekonnen, I. Salama, S. Sharan, D. Iyengar, and D. Mallik, \u201cEmbedded Multi-die Interconnect Bridge (EMIB) - A High Density, High Bandwidth Packaging Interconnect,\u201d 2016 IEEE 66th Electronic Components and Technology Conference (ECTC), pp.557-565, 2016. 10.1109\/ectc.2016.201","DOI":"10.1109\/ECTC.2016.201"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] K. Sikka, R. Bonam, Y. Liu, P. Andry, D. Parekh, A. Jain, M.Bergendahl, R. Divakaruni, M. Cournoyer, P. Gagnon, C. Dufort, I. de Sousa, H. Zhang, E. Cropp, T. Wassick, H. Mori, and S.Kohara, \u201cDirect Bonded Heterogeneous Integration (DBHi) Si Bridge,\u201d 2021 IEEE 71st Electronic Components and Technology Conference (ECTC), pp.136-147, 2021. 10.1109\/ECTC32696.2021.00034","DOI":"10.1109\/ECTC32696.2021.00034"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] J. You, J. Li, D. Ho, J. Li, M.H. Zhuang, D. Lai, C.K. Chung, andY.-P. Wang, \u201cElectrical Performances of Fan-Out Embedded Bridge,\u201d 2021 IEEE 71st Electronic Components and Technology Conference (ECTC), pp.2030-2034, 2021. 10.1109\/ECTC32696.2021.00320","DOI":"10.1109\/ECTC32696.2021.00320"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] S. Kohara, K. Okamoto, H. Noma, K. Toriyama, and H. Mori, \u201cWarpage analysis of organic substrates for 2.1D packaging,\u201d 2015 International 3D Systems Integration Conference (3DIC), pp.TS8.17.1-TS8.17.5, 2015. 10.1109\/3dic.2015.7334586","DOI":"10.1109\/3DIC.2015.7334586"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] G. Duan, Y. Kanaoka, R. McRee, B. Nie, and R. Manepalli, \u201cDie Embedding Challenges for EMIB Advanced Packaging Technology,\u201d 2021 IEEE 71st Electronic Components and Technology Conference (ECTC), 2021. 10.1109\/ectc32696.2021.00012","DOI":"10.1109\/ECTC32696.2021.00012"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] X. Zhang, J.K. Lin, S. Wickramanayaka, S. Zhang, R. Weerasekera, R. Dutta, K.F. Chang, K.-J. Chui, H.Y. Li, D.S. Wee Ho, L. Ding, G. Katti, S. Bhattacharya, and D.-L. Kwong, \u201cHeterogeneous 2.5 D integration on through silicon interposer,\u201d Applied Physics Reviews, vol.2, no.2, p.021308, 2015. 10.1063\/1.4921463","DOI":"10.1063\/1.4921463"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] A. Yu, J.H. Lau, S.W. Ho, A. Kumar, W.Y. Hnin, W.S. Lee, M.C. Jong, V.N. Sekhar, V. Kripesh, D. Pinjala, S. Chen, C.-F. Chan, C.-C. Chao, C.-H. Chiu, C.-M. Huang, and C. Chen, \u201cFabrication of High Aspect Ratio TSV and Assembly With Fine-Pitch Low-Cost Solder Microbump for Si Interposer Technology With High-Density Interconnects,\u201d IEEE Trans. Compon. Packag. Manuf. Technol., vol.1, no.9, pp.1336-1344, Sept. 2011. 10.1109\/tcpmt.2011.2155655","DOI":"10.1109\/TCPMT.2011.2155655"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] B.M.D. Sawyer, Y. Suzuki, R. Furuya, C. Nair, T.-C. Huang, V. Smet, K. Panayappan, V. Sundaram, and R. Tummala, \u201cDesign and Demonstration of a 2.5-D Glass Interposer BGA Package for High Bandwidth and Low Cost,\u201d IEEE Trans. Compon. Packag. Manuf. Technol., vol.7, no.4, pp.552-562, April 2017. 10.1109\/tcpmt.2017.2659700","DOI":"10.1109\/TCPMT.2017.2659700"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] W.T. Chen, C.C. Lin, C.H. Tsai, H. Hsia, K.C. Ting, S.Y. Hou, C.T. Wang, and D. Yu, \u201cDesign and Analysis of Logic-HBM2E Power Delivery System on CoWoS<sup>\u00ae<\/sup> Platform with Deep Trench Capacitor,\u201d 2020 IEEE 70th Electronic Components and Technology Conference (ECTC), 2020. 10.1109\/ectc32862.2020.00068","DOI":"10.1109\/ECTC32862.2020.00068"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] S.Y. Hou, W.C. Chen, C. Hu, C. Chiu, K.C. Ting, T.S. Lin, W.H. Wei, W.C. Chiou, V.J.C. Lin, V.C.Y. Chang, C.T. Wang, C.H. Wu, and D. Yu, \u201cWafer-Level Integration of an Advanced Logic-Memory System Through the Second-Generation CoWoS Technology,\u201d IEEE Trans. Electron Devices, vol.64, no.10, pp.4071-4077, Oct. 2017. 10.1109\/ted.2017.2737644","DOI":"10.1109\/TED.2017.2737644"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] C.C. Hu, M.F. Chen, W.C. Chiou, and D.C.H. Yu, \u201c3D Multi-chip Integration with System on Integrated Chips (SoIC<sup>TM<\/sup>),\u201d 2019 Symposium on VLSI Technology, pp.T20-T21, 2019. 10.23919\/vlsit.2019.8776486","DOI":"10.23919\/VLSIT.2019.8776486"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] I.M. Abdel-Motaleb, \u201cAn Overview of Design, Fabrication, and Cooling Techniques of 3D-ICs,\u201d 2021 IEEE 14th International Conference on ASIC (ASICON), pp.1-4, 2021. 10.1109\/asicon52560.2021.9620436","DOI":"10.1109\/ASICON52560.2021.9620436"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] S.-H. You, S. Jeon, D. Oh, K. Kim, J. Kim, S.-Y. Cha, and G.B. Kim, \u201cAdvanced Fan-Out Package SI\/PI\/Thermal Performance Analysis of Novel RDL Packages,\u201d 2018 IEEE 68th Electronic Components and Technology Conference (ECTC), pp.1295-1301, 2018. 10.1109\/ectc.2018.00199","DOI":"10.1109\/ECTC.2018.00199"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] S. Miki, K. Kawakami, K. Murayama, and K. Oi, \u201cDevelopment of High Reliability Joint of Sn-Bi Solder for 2.3D Organic Package,\u201d 2021 International Conference on Electronics Packaging (ICEP), pp.91-92, 2021. 10.23919\/icep51988.2021.9451985","DOI":"10.23919\/ICEP51988.2021.9451985"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] K.-L. Suk, S.H. Lee, J.Y. Kim, S.W. Lee, H.J. Kim, S.C. Lee, P.W. Kim, J.S. Byun, D.-W. Kim, and D. Oh, \u201cLow Cost Si-Less RDL Interposer Package for High Performance Computing Applications,\u201d 2018 IEEE 68th Electronic Components and Technology Conference (ECTC), pp.64-69, 2018. 10.1109\/ectc.2018.00018","DOI":"10.1109\/ECTC.2018.00018"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] L. Li, P. Chia, P. Ton, M. Nagar, S. Patil, J. Xue, J. Delacruz, M. Voicu, J. Hellings, B. Isaacson, M. Coor, and R. Havens, \u201c3D SiP with Organic Interposer for ASIC and Memory Integration,\u201d 2016 IEEE 66th Electronic Components and Technology Conference (ECTC), pp.1445-1450, 2016. 10.1109\/ectc.2016.246","DOI":"10.1109\/ECTC.2016.246"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] S. Miki, H. Taneda, N. Kobayashi, K. Oi, K. Nagai, and T. Koyama, \u201cDevelopment of 2.3D High Density Organic Package using Low Temperature Bonding Process with Sn-Bi Solder,\u201d 2019 IEEE 69th Electronic Components and Technology Conference (ECTC), pp.1599-1604, 2019. 10.1109\/ectc.2019.00246","DOI":"10.1109\/ECTC.2019.00246"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] J. Kim, J. Choi, S. Kim, J. Choi, Y. Park, G. Kim, S. Kim, S. Park, H. Oh, S.W. Lee, T. Cho, and D.W. Kim, \u201cCost Effective 2.3D Packaging Solution by using Fanout Panel Level RDL,\u201d 2021 IEEE 71st Electronic Components and Technology Conference (ECTC), pp.310-314, 2021. 10.1109\/ectc32696.2021.00059","DOI":"10.1109\/ECTC32696.2021.00059"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] S.K. Kim, S. Park, S.Y. Cha, S.N. Jung, G. Kim, D.K.S. Oh, J. Kim, S.-U. Kim, and S.W. Lee, \u201cPackage Design Optimization of the Fan-out Interposer System,\u201d 2021 IEEE 71st Electronic Components and Technology Conference (ECTC), pp.22-27, 2021. 10.1109\/ECTC32696.2021.00015","DOI":"10.1109\/ECTC32696.2021.00015"},{"key":"25","unstructured":"[25] ANSYS EM Suite 2020 R1, https:\/\/www.ansys.com, June 2022."},{"key":"26","unstructured":"[26] Keysight Advanced Design System 2020, https:\/\/www.keysight.com, June 2022."},{"key":"27","unstructured":"[27] E. Bogatin, Signal Integrity: Simplified, Prentice Hall Professional, 2004."},{"key":"28","unstructured":"[28] H.W. Johnson, High-speed Digital Design, A handbook of Black Magic, Prentice Hall, 1993."},{"key":"29","unstructured":"[29] S.H. Hall, High-speed Digital System Design\u2014A handbook of interconnect theory and design practices, Wiley-IEEE Press, 2000."},{"key":"30","unstructured":"[30] M. Swaminathan and E. Engin, Power Integrity Modeling and Design for Semiconductors and Systems, Pearson Education, 2007."}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E109.C\/3\/E109.C_2025ECP5009\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T03:56:11Z","timestamp":1772855771000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E109.C\/3\/E109.C_2025ECP5009\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,3,1]]},"references-count":30,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2026]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2025ecp5009","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,3,1]]},"article-number":"2025ECP5009"}}