{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,5]],"date-time":"2023-01-05T20:14:05Z","timestamp":1672949645151},"reference-count":9,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2010]]},"DOI":"10.1587\/transele.e93.c.317","type":"journal-article","created":{"date-parts":[[2010,3,10]],"date-time":"2010-03-10T06:03:50Z","timestamp":1268201030000},"page":"317-323","source":"Crossref","is-referenced-by-count":3,"title":["Inductor and TSV Design of 20-V Boost Converter for Low Power 3D Solid State Drive with NAND Flash Memories"],"prefix":"10.1587","volume":"E93-C","author":[{"given":"Tadashi","family":"YASUFUKU","sequence":"first","affiliation":[{"name":"The University of Tokyo"}]},{"given":"Koichi","family":"ISHIDA","sequence":"additional","affiliation":[{"name":"The University of Tokyo"}]},{"given":"Shinji","family":"MIYAMOTO","sequence":"additional","affiliation":[{"name":"Toshiba Corporation"}]},{"given":"Hiroto","family":"NAKAI","sequence":"additional","affiliation":[{"name":"Toshiba Corporation"}]},{"given":"Makoto","family":"TAKAMIYA","sequence":"additional","affiliation":[{"name":"The University of Tokyo"}]},{"given":"Takayasu","family":"SAKURAI","sequence":"additional","affiliation":[{"name":"The University of Tokyo"}]},{"given":"Ken","family":"TAKEUCHI","sequence":"additional","affiliation":[{"name":"The University of Tokyo"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] K. Takeuchi, “Novel co-design of NAND flash memory and NAND flash controller circuits for sub-30nm low-power high-speed solid-state drives (SSD),” IEEE Symposium on VLSI Circuits Dig. Tech. Papers, pp.124-125, 2008.","DOI":"10.1109\/VLSIC.2008.4585977"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] K. Takeuchi, Y. Kameda, S. Fujimura, H. Otake, K. Hosono, H. Shiga, Y. Watanabe, T. Futatsuyama, Y. Shindo, M. Kojima, M. Iwai, M. Shirakawa, M. Ichige, K. Hatakeyama, S. Tanaka, T. Kamei, J.Y. Fu, A. Cernea, Y. Li, M. Higashitani, G. Hemink, S. Sato, K. Oowada, S.C. Lee, N. Hayashida, J. Wan, J. Lutze, S. Tsao, M. Mofidi, K. Sakurai, N. Tokiwa, H. Waki, Y. Nozawa, K. Kanazawa, and S. Ohshima, “A 56nm CMOS 99mm2<\/sup> 8Gb multi-level NAND flash memory with 10MB\/s program throughput,” IEEE International Solid-State Circuits Conference, pp.144-145, 2006.","DOI":"10.1109\/ISSCC.2006.1696083"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] K. Ishida, T. Yasufuku, S. Miyamoto, H. Nakai, M. Takamiya, T. Sakurai, and K. Takeuchi, “A 1.8V 30nJ adaptive program-voltage (20V) generator for 3D-integrated NAND flash SSD,” IEEE International Solid-State Circuits Conference, pp.238-239, Feb. 2009.","DOI":"10.1109\/ISSCC.2009.4977396"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] T. Yasufuku, K. Ishida, S. Miyamoto, H. Nakai, M. Takamiya, T. Sakurai, and K. Takeuchi, “Inductor design of 20-V boost converter for low power 3D solid state drive with NAND flash memories,” International Symposium on Low Power Electronics and Design, pp.87-91, Aug. 2009.","DOI":"10.1145\/1594233.1594253"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] T. Yasufuku, K. Ishida, S. Miyamoto, H. Nakai, M. Takamiya, T. Sakurai, and K. Takeuchi, “Effect of resistance of TSV's on performance of boost converter for low power 3D SSD with NAND flash memories,” IEEE International Conference on 3D System Integration, Sept. 2009.","DOI":"10.1109\/3DIC.2009.5306594"},{"key":"6","unstructured":"[6] S. Mohan, M. Hershenson, S. Boyd, and T. Lee, “Simple accurate expressions for planar spiral inductances,” IEEE J. Solid-Sate Circuits, vol.34, no.10, pp.1419-1424, Oct. 1999."},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] D.M. Jang, C. Ryul, K.Y. Lee, B.H. Cho, J. Kiml, T.S. Oh, W.J. Lee, and J. Yu, “Development and evaluation of 3-D SiP with vertically interconnected through silicon vias (TSV),” Electronic Components and Technology Conference, pp.847-852, May 2007.","DOI":"10.1109\/ECTC.2007.373897"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] P. Leduc, L. Di Cioccio, B. Charlet, M. Rousseau, M. Assous, D. Bouchu, A. Roule, M. Zussy, P. Gueguen, A. Roman, O. Rozeau, M. Heitzmann, J. Nieto, L. Vandroux, P. Haumesser, R. Quenouillere, A. Toffoli, P. Sixt, S. Maitrejean, L. Clavelier, and N. Sillon, “Enabling technologies for 3D chip stacking,” International Symposium on VLSI Technology, Systems and Applications, pp.76-78, April 2008.","DOI":"10.1109\/VTSA.2008.4530806"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.924068"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/www.jstage.jst.go.jp\/article\/transele\/E93.C\/3\/E93.C_3_317\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,26]],"date-time":"2021-04-26T05:07:45Z","timestamp":1619413665000},"score":1,"resource":{"primary":{"URL":"http:\/\/www.jstage.jst.go.jp\/article\/transele\/E93.C\/3\/E93.C_3_317\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"references-count":9,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2010]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.e93.c.317","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010]]}}}