{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,8]],"date-time":"2024-08-08T00:06:19Z","timestamp":1723075579985},"reference-count":12,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2020,1,1]]},"DOI":"10.1587\/transfun.2019cip0028","type":"journal-article","created":{"date-parts":[[2019,12,31]],"date-time":"2019-12-31T22:06:07Z","timestamp":1577829967000},"page":"11-20","source":"Crossref","is-referenced-by-count":5,"title":["Laser-Induced Controllable Instruction Replacement Fault Attack"],"prefix":"10.1587","volume":"E103.A","author":[{"given":"Junichi","family":"SAKAMOTO","sequence":"first","affiliation":[{"name":"Yokohama National University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daisuke","family":"FUJIMOTO","sequence":"additional","affiliation":[{"name":"Yokohama National University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tsutomu","family":"MATSUMOTO","sequence":"additional","affiliation":[{"name":"Yokohama National University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] J. Balasch, B. Gierlichs, and I. Verbauwhede, \u201cAn in-depth and black-box characterization of the effects of clock glitches on 8-bit MCUs,\u201d 2011 Workshop on Fault Diagnosis and Tolerance in Cryptography, FDTC 2011, pp.105-114, Tokyo, Japan, Sept. 2011. 10.1109\/fdtc.2011.9","DOI":"10.1109\/FDTC.2011.9"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] B. Yuce, N.F. Ghalaty, H. Santapuri, C. Deshpande, C. Patrick, and P. Schaumont, \u201cSoftware fault resistance is futile: Effective single-glitch attacks,\u201d 2016 Workshop on Fault Diagnosis and Tolerance in Cryptography, FDTC 2016, pp.47-58, Santa Barbara, CA, USA, Aug. 2016. 10.1109\/fdtc.2016.21","DOI":"10.1109\/FDTC.2016.21"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] N. Moro, A. Dehbaoui, K. Heydemann, B. Robisson, and E. Encrenaz, \u201cElectromagnetic fault injection: Towards a fault model on a 32-bit microcontroller,\u201d CoRR, vol.abs\/1402.6421, 2014.","DOI":"10.1109\/FDTC.2013.9"},{"key":"4","unstructured":"[4] L. Rivi\u00e9re, Z. Najm, P. Rauzy, J. Danger, J. Bringer, and L. Sauvage, \u201cHigh precision fault injections on the instruction cache of ARMv7-M architectures,\u201d CoRR, vol.abs\/1510.01537, 2015."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] E. Trichina and R. Korkikyan, \u201cMulti fault laser attacks on protected CRT-RSA,\u201d 2010 Workshop on Fault Diagnosis and Tolerance in Cryptography, FDTC 2010, pp.75-86, Santa Barbara, California, USA, Aug. 2010. 10.1109\/fdtc.2010.14","DOI":"10.1109\/FDTC.2010.14"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] N. Moro, K. Heydemann, E. Encrenaz, and B. Robisson, \u201cFormal verification of a software countermeasure against instruction skip attacks,\u201d J. Cryptogr. Eng., vol.4, no.3, pp.145-156, 2014. 10.1007\/s13389-014-0077-7","DOI":"10.1007\/s13389-014-0077-7"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] A. Barenghi, G. Bertoni, L. Breveglieri, M. Pellicioli, and G. Pelosi, \u201cLow voltage fault attacks to AES,\u201d HOST 2010, Proc. 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), pp.7-12, Anaheim Convention Center, California, USA, June 2010. 10.1109\/hst.2010.5513121","DOI":"10.1109\/HST.2010.5513121"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] O.M. Guillen, M. Gruber, and F. De Santis, \u201cLow-cost setup for localized semi-invasive optical fault injection attacks,\u201d Constructive Side-Channel Analysis and Secure Design, S. Guilley, ed., pp.207-222, Springer International Publishing, Cham, 2017. 10.1007\/978-3-319-64647-3_13","DOI":"10.1007\/978-3-319-64647-3_13"},{"key":"9","unstructured":"[9] ARM, ARM Architecture Reference Manual, https:\/\/cs.nyu.edu\/courses\/spring18\/CSCI-GA.2130-001\/ARM\/arm_arm.pdf"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] S. Endo, N. Homma, Y. Hayashi, J. Takahashi, H. Fuji, and T. Aoki, \u201cA multiple-fault injection attack by adaptive timing control under black-box conditions and a countermeasure,\u201d COSADE, Lecture Notes in Computer Science, vol.8622, pp.214-228, Springer, 2014. 10.1007\/978-3-319-10175-0_15","DOI":"10.1007\/978-3-319-10175-0_15"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] A. Barenghi, L. Breveglieri, I. Koren, G. Pelosi, and F. Regazzoni, \u201cCountermeasures against fault attacks on software implemented AES: Effectiveness and cost,\u201d WESS, p.7, ACM, 2010. 10.1145\/1873548.1873555","DOI":"10.1145\/1873548.1873555"},{"key":"12","unstructured":"[12] Cypress, Cypress Roadmap: Flash Memory Q2 2019, https:\/\/www.cypress.com\/file\/206951\/download"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E103.A\/1\/E103.A_2019CIP0028\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,1,6]],"date-time":"2020-01-06T05:25:36Z","timestamp":1578288336000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E103.A\/1\/E103.A_2019CIP0028\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1,1]]},"references-count":12,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2019cip0028","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,1,1]]}}}