{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T11:45:30Z","timestamp":1648727130753},"reference-count":37,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2020,6,1]]},"DOI":"10.1587\/transfun.2019eap1146","type":"journal-article","created":{"date-parts":[[2020,5,31]],"date-time":"2020-05-31T22:05:45Z","timestamp":1590962745000},"page":"806-820","source":"Crossref","is-referenced-by-count":0,"title":["Supporting Predictable Performance Guarantees for SMT Processors"],"prefix":"10.1587","volume":"E103.A","author":[{"given":"Xin","family":"JIN","sequence":"first","affiliation":[{"name":"Faculty of Automation and Information Engineering, Xi'an University of Technology"}]},{"given":"Ningmei","family":"YU","sequence":"additional","affiliation":[{"name":"Faculty of Automation and Information Engineering, Xi'an University of Technology"}]},{"given":"Yaoyang","family":"ZHOU","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Computer Architecture, ICT, CAS"}]},{"given":"Bowen","family":"HUANG","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Computer Architecture, ICT, CAS"}]},{"given":"Zihao","family":"YU","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Computer Architecture, ICT, CAS"}]},{"given":"Xusheng","family":"ZHAN","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Computer Architecture, ICT, CAS"}]},{"given":"Huizhe","family":"WANG","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Computer Architecture, ICT, CAS"}]},{"given":"Sa","family":"WANG","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Computer Architecture, ICT, CAS"}]},{"given":"Yungang","family":"BAO","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Computer Architecture, ICT, CAS"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] J.B.E. Schurman, \u201cThe user and business impact of server delays, additional bytes, and HTTP chunking in web search,\u201d Proc. Velocity, Web Performance and Operations Conference, 2009."},{"key":"2","unstructured":"[2] Alibaba. 2018. Alibaba Innovative Research. https:\/\/damo.alibaba.com\/air\/"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] N. Binkert, B. Beckmann, G. Black, S.K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D.R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M.D. Hill, and D.A. Wood, \u201cThe gem5 simulator,\u201d ACM SIGARCH Comput. Archit. News, vol.39, no.2, pp.1-7, 2011. 10.1145\/2024716.2024718","DOI":"10.1145\/2024716.2024718"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] C. Boneti, F.J. Cazorla, R. Gioiosa, A. Buyuktosunoglu, C.Y. Cher, and M. Valero, \u201cSoftware-controlled priority characterization of POWER5 processor,\u201d 2008 International Symposium on Computer Architecture, pp.415-426, 2008. https:\/\/doi.org\/10.1109\/ISCA.2008.8 10.1109\/ISCA.2008.8","DOI":"10.1109\/ISCA.2008.8"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] D.M. Brooks, V. Tiwari, and M. Martonosi, \u201cWattch: A framework for architectural-level power analysis and optimizations,\u201d 27th International Symposium on Computer Architecture (ISCA 2000), pp.83-94, Vancouver, BC, Canada, 2000. 10.1145\/339647.339657","DOI":"10.1145\/342001.339657"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] F.J. Cazorla, P.M.W. Knijnenburg, R. Sakellariou, E. Fernandez, A. Ramirez, and M. Valero, \u201cPredictable performance in SMT processors: Synergy between the OS and SMTs,\u201d IEEE Trans. Comput., vol.55, no.7, pp.785-799, July 2006. https:\/\/doi.org\/10.1109\/TC.2006.108 10.1109\/TC.2006.108","DOI":"10.1109\/TC.2006.108"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] F.J. Cazorla, A. Ramirez, M. Valero, and E. Fernandez, \u201cDynamically controlled resource allocation in SMT processors,\u201d Proc. 37th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 37), pp.171-182, IEEE Computer Society, Washington, DC, USA, 2004. https:\/\/doi.org\/10.1109\/MICRO.2004.17 10.1109\/MICRO.2004.17","DOI":"10.1109\/MICRO.2004.17"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] F.J. Cazorla, A. Ramirez, M. Valero, P.M.W. Knijnenburg, R. Sakellariou, and E. Fernandez, \u201cQoS for highperformance SMT processors in embedded systems,\u201d IEEE Micro, vol.24, no.4, pp.24-31, July 2004. https:\/\/doi.org\/10.1109\/MM.2004.37 10.1109\/MM.2004.37","DOI":"10.1109\/MM.2004.37"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] S. Choi and D. Yeung, \u201cLearning-based SMT processor resource distribution via hill-climbing,\u201d SIGARCH Comput. Archit. News, vol.34, no.2, pp.239-251, May 2006. https:\/\/doi.org\/10.1145\/1150019.1136507 10.1145\/1150019.1136507","DOI":"10.1145\/1150019.1136507"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] S. Choi and D. Yeung, \u201cHill-climbing SMT processor resource distribution,\u201d ACM Trans. Comput. Syst., vol.27, no.1, Article 1, 47 pages, Feb. 2009. https:\/\/doi.org\/10.1145\/1482619.1482620 10.1145\/1482619.1482620","DOI":"10.1145\/1482619.1482620"},{"key":"11","unstructured":"[11] G.K. Dorai and D. Yeung, \u201cTransparent threads: Resource sharing in SMT processors for high single-thread performance,\u201d Proc. 2002 International Conference on Parallel Architectures and Compilation Techniques (PACT'02), IEEE Computer Society, Washington, DC, USA, 2002. http:\/\/dl.acm.org\/citation.cfm?id=645989.674324"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] S. Eyerman and L. Eeckhout, \u201cMemory-level parallelism aware fetch policies for simultaneous multithreading processors,\u201d TACO, vol.6, no.1, pp.3:1-3:33, 2009. https:\/\/doi.org\/10.1145\/1509864.1509867 10.1145\/1509864.1509867","DOI":"10.1145\/1509864.1509867"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] S. Eyerman and L. Eeckhout, \u201cPer-thread cycle accounting in SMT processors,\u201d SIGPLAN Not. 44, 3, pp.133-144, March 2009. https:\/\/doi.org\/10.1145\/1508284.1508260 10.1145\/1508284.1508260","DOI":"10.1145\/1508284.1508260"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] S. Eyerman and L. Eeckhout, \u201cProbabilistic job symbiosis modeling for SMT processor scheduling,\u201d SIGPLAN Not. 45, 3, pp.91-102, March 2010. https:\/\/doi.org\/10.1145\/1735971.1736033 10.1145\/1735971.1736033","DOI":"10.1145\/1735971.1736033"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] S. Eyerman, L. Eeckhout, T. Karkhanis, and J.E. Smith, \u201cA performance counter architecture for computing accurate CPI components,\u201d ASPLOS06: Architectural Support for Programming Languages and Operating Systems, pp.175-184, 2006. https:\/\/doi.org\/10.1145\/1168857.1168880 10.1145\/1168857.1168880","DOI":"10.1145\/1168857.1168880"},{"key":"16","unstructured":"[16] S. Eyerman, J.E. Smith, and L. Eeckhout, \u201cCharacterizing the branch misprediction penalty,\u201d 2006 IEEE International Symposium on Performance Analysis of Systems and Software, ISPASS 2006, Proceedings, pp.48-58, Austin, Texas, USA, March 2006. 10.1109\/ispass.2006.1620789"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] J.L. Henning, \u201cSPEC CPU2006 benchmark descriptions,\u201d SIGARCH Comput. Archit. News, vol.34, no.4, pp.1-17, Sept. 2006. https:\/\/doi.org\/10.1145\/1186736.1186737 10.1145\/1186736.1186737","DOI":"10.1145\/1186736.1186737"},{"key":"18","unstructured":"[18] INTEL, 64-ia-32-architectures-software-developer-vol-3b-part-2-manual, 2016."},{"key":"19","unstructured":"[19] A. Jaleel, \u201cMemory characterization of workloads using instrumentation-driven simulation,\u201d Web Copy: http:\/\/www.glue. umd.edu\/~ajaleel\/workload, 2010."},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] S.J. Madonna, S.K. Sadasivam, and P. Kumar, \u201cBandwidth-aware resource optimization for SMT processors,\u201d Adaptive Resource Management and Scheduling for Cloud Computing, Springer International Publishing, Cham, pp.49-59, 2015. 10.1007\/978-3-319-28448-4_4","DOI":"10.1007\/978-3-319-28448-4_4"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] S. Kanev, J.P. Darago, K.M. Hazelwood, P. Ranganathan, T. Moseley, G.-Y. Wei, and D.M. Brooks, \u201cProfiling a warehouse-scale computer,\u201d IEEE Micro, vol.36, no.3, pp.54-59, 2016. https:\/\/doi.org\/10.1109\/MM.2016.38 10.1109\/MM.2016.38","DOI":"10.1109\/MM.2016.38"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] D. Koufaty and D.T. Marr, \u201cHyperthreading technology in the netburst microarchitecture,\u201d IEEE Micro, vol.23, no.2, pp.56-65, March 2003. https:\/\/doi.org\/10.1109\/MM.2003.1196115 10.1109\/MM.2003.1196115","DOI":"10.1109\/MM.2003.1196115"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] S. Li, J.H. Ahn, R.D. Strong, J.B. Brockman, D.M. Tullsen, and N.P. Jouppi, \u201cMcPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures,\u201d 42st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-42 2009), pp.469-480, New York, New York, USA, Dec. 2009. https:\/\/doi.org\/10.1145\/1669112.1669172 10.1145\/1669112.1669172","DOI":"10.1145\/1669112.1669172"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] J. Ma, X. Sui, N. Sun, Y. Li, Z. Yu, B. Huang, T. Xu, Z. Yao, Y. Chen, H. Wang, L. Zhang, and Y. Bao, \u201cSupporting differentiated services in computers via programmable architecture for resourcing-on-demand (PARD),\u201d Proc. Twentieth International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS'15, pp.131-143, Istanbul, Turkey, March 2015. https:\/\/doi.org\/10.1145\/2694344.2694382 10.1145\/2694344.2694382","DOI":"10.1145\/2694344.2694382"},{"key":"25","unstructured":"[25] Microsoft, Azure SQL Database, 2017. https:\/\/azure.microsoft.com\/en-us\/pricing\/details\/sql-database\/elastic\/"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] A. Morari, C. Boneti, F.J. Cazorla, R. Gioiosa, C.Y. Cher, A. Buyuktosunoglu, P. Bose, and M. Valero, \u201cSMT malleability in IBM POWER5 and POWER6 processors,\u201d IEEE Trans. Comput., vol.62, no.4, pp.813-826, April 2013. https:\/\/doi.org\/10.1109\/TC.2012.34 10.1109\/TC.2012.34","DOI":"10.1109\/TC.2012.34"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] E. Perelman, G. Hamerly, M. Van Biesbrouck, T. Sherwood, and B. Calder, \u201cUsing SimPoint for accurate and efficient simulation,\u201d SIGMETRICS Perform. Eval. Rev., vol.31, no.1, pp.318-319, June 2003. https:\/\/doi.org\/10.1145\/885651.781076 10.1145\/885651.781076","DOI":"10.1145\/885651.781076"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] A. Seznec, S. Felix, V. Krishnan, and Y. Sazeides, \u201cDesign tradeoffs for the alpha EV8 conditional branch predictor,\u201d 29th International Symposium on Computer Architecture (ISCA 2002), pp.295-306, Anchorage, AK, USA, May 2002. https:\/\/doi.org\/10.1109\/ISCA.2002.1003587 10.1109\/ISCA.2002.1003587","DOI":"10.1109\/ISCA.2002.1003587"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] B. Sinharoy, R.N. Kalla, J.M. Tendler, R.J. Eickemeyer, and J.B. Joyner, \u201cPOWER5 system microarchitecture,\u201d IBM J. Res. Dev., vol.49, no.4.5, pp.505-521, 2005. 10.1147\/rd.494.0505","DOI":"10.1147\/rd.494.0505"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] B. Sinharoy, J.A. Van Norstrand, R.J. Eickemeyer, H.Q. Le, J. Leenstra, D.Q. Nguyen, B. Konigsburg, K. Ward, M.D. Brown, J.E. Moreira, D. Levitan, S. Tung, D. Hrusecky, J.W. Bishop, M. Gschwind, M. Boersma, M. Kroener, M. Kaltenbach, T. Karkhanis, and K.M. Fernsler, \u201cIBM POWER8 processor core microarchitecture,\u201d IBM J. Res. Dev. vol.59, no.1, pp.2:1-2:21, 2015. 10.1147\/jrd.2014.2376112","DOI":"10.1147\/JRD.2014.2376112"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] D.M. Tullsen, S.J. Eggers, J.S. Emer, H.M. Levy, J.L. Lo, and R.L. Stamm, \u201cExploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor,\u201d Proc. 23rd Annual International Symposium on Computer Architecture, pp.191-202, Philadelphia, PA, USA, May 1996. https:\/\/doi.org\/10.1145\/232973.232993 10.1145\/232973.232993","DOI":"10.1145\/232973.232993"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] D.M. Tullsen, S.J. Eggers, and H.M. Levy, \u201cSimultaneous multithreading: Maximizing on-chip parallelism,\u201d Proc. 22nd Annual International Symposium on Computer Architecture, ISCA'95, pp.392-403, Santa Margherita Ligure, Italy, June 1995. https:\/\/doi.org\/10.1145\/223982.224449 10.1145\/223982.224449","DOI":"10.1145\/223982.224449"},{"key":"33","doi-asserted-by":"publisher","unstructured":"[33] H. Vandierendonck and A. Seznec, \u201cManaging SMT resource usage through speculative instruction window weighting,\u201d ACM Trans. Archit. Code Optim., vol.8, no.3, Article 12, 20 pages, Oct. 2011. https:\/\/doi.org\/10.1145\/2019608.2019611 10.1145\/2019608.2019611","DOI":"10.1145\/2019608.2019611"},{"key":"34","doi-asserted-by":"crossref","unstructured":"[34] R.A. Vel\u00e1squez, P. Michaud, and A. Seznec, \u201cSelecting benchmark combinations for the evaluation of multicore throughput,\u201d Performance Analysis of Systems and Software (ISPASS), 2013 IEEE International Symposium on. IEEE, pp.173-182, 2013. 10.1109\/ispass.2013.6557168","DOI":"10.1109\/ISPASS.2013.6557168"},{"key":"35","doi-asserted-by":"crossref","unstructured":"[35] X. Zhang, E. Tune, R. Hagmann, R. Jnagal, V. Gokhale, and J. Wilkes,\u201d \u201cCPI2: CPU performance isolation for shared compute clusters,\u201d Eighth Eurosys Conference 2013, EuroSys'13, pp.379-391, Prague, Czech Republic, April 2013. https:\/\/doi.org\/10.1145\/2465351.2465388 10.1145\/2465351.2465388","DOI":"10.1145\/2465351.2465388"},{"key":"36","doi-asserted-by":"crossref","unstructured":"[36] Y. Zhang, M.A. Laurenzano, J. Mars, and L. Tang, \u201cSMiTe: Precise QoS prediction on real-system SMT processors to improve utilization in warehouse scale computers,\u201d 2014 47th Annual IEEE\/ACM International Symposium on Microarchitecture, pp.406-418, 2014. https:\/\/doi.org\/10.1109\/MICRO.2014.53 10.1109\/MICRO.2014.53","DOI":"10.1109\/MICRO.2014.53"},{"key":"37","doi-asserted-by":"publisher","unstructured":"[37] P. Hammarlund, A.J. Martinez, A.A. Bajwa, D.L. Hill, E. Hallnor, H. Jiang, M. Dixon, M. Derr, M. Hunsaker, R. Kumar, R.B. Osborne, R. Rajwar, R. Singhal, R. D'Sa, R. Chappell, S. Kaushik, S. Chennupaty, S. Jourdan, S. Gunther, T. Piazza, and T. Burton, \u201cHaswell: The fourth-generation intel core processor,\u201d IEEE Micro, vol.34, no.2, pp.6-20, 2014. 10.1109\/MM.2014.10","DOI":"10.1109\/MM.2014.10"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E103.A\/6\/E103.A_2019EAP1146\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,6,6]],"date-time":"2020-06-06T03:33:53Z","timestamp":1591414433000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E103.A\/6\/E103.A_2019EAP1146\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6,1]]},"references-count":37,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2019eap1146","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,6,1]]}}}