{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,15]],"date-time":"2024-08-15T05:08:44Z","timestamp":1723698524670},"reference-count":17,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"9","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2020,9,1]]},"DOI":"10.1587\/transfun.2019kep0002","type":"journal-article","created":{"date-parts":[[2020,8,31]],"date-time":"2020-08-31T22:07:02Z","timestamp":1598911622000},"page":"1054-1062","source":"Crossref","is-referenced-by-count":3,"title":["Approximate FPGA-Based Multipliers Using Carry-Inexact Elementary Modules"],"prefix":"10.1587","volume":"E103.A","author":[{"given":"Yi","family":"GUO","sequence":"first","affiliation":[{"name":"Graduate School of Information, Production and System, Waseda University"}]},{"given":"Heming","family":"SUN","sequence":"additional","affiliation":[{"name":"Waseda Research Institute for Science and Engineering"},{"name":"JST, PRESTO"}]},{"given":"Ping","family":"LEI","sequence":"additional","affiliation":[{"name":"Graduate School of Information, Production and System, Waseda University"}]},{"given":"Shinji","family":"KIMURA","sequence":"additional","affiliation":[{"name":"Graduate School of Information, Production and System, Waseda University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] J. Han and M. Orshansky, \u201cApproximate computing: An emerging paradigm for energy-efficient design,\u201d Proc. IEEE European Test Symposium (ETS), pp.1-6, 2013. 10.1109\/ets.2013.6569370","DOI":"10.1109\/ETS.2013.6569370"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] T. Yang, T. Ukezono, and T. Sato, \u201cA low-power high-speed accuracy-controllable approximate multiplier design,\u201d Asia and South Pacific Design Automation Conference (ASP-DAC), pp.605-610, 2018. 10.1109\/aspdac.2018.8297389","DOI":"10.1109\/ASPDAC.2018.8297389"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] S. Venkatachalam and S.B. Ko, \u201cDesign of power and area efficient approximate multipliers,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.25, no.5, pp.1782-1786, 2017. 10.1109\/tvlsi.2016.2643639","DOI":"10.1109\/TVLSI.2016.2643639"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] I. Qiqieh, R. Shafik, G. Tarawneh, D. Sokolov, and A. Yakovlev, \u201cEnergy-efficient approximate multiplier design using bit significance-driven logic compression,\u201d Proc. Conference on Design, Automation & Test in Europe (DATE), pp.7-12, 2017. 10.23919\/date.2017.7926950","DOI":"10.23919\/DATE.2017.7926950"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] A. Momeni, J. Han, and F. Lombardi, \u201cDesign and analysis of approximate compressors for multiplication,\u201d IEEE Trans. Comput., vol.64, no.4, pp.984-994, 2015. 10.1109\/tc.2014.2308214","DOI":"10.1109\/TC.2014.2308214"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] P. Kulkarni, P. Gupta, and M. Ercegovac, \u201cTrading accuracy for power with an underdesigned multiplier architecture,\u201d International Conference on VLSI Design, pp.346-351, 2011. 10.1109\/vlsid.2011.51","DOI":"10.1109\/VLSID.2011.51"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] S. Rehman, W. El-Harouni, M. Shafique, A. Kumar, and J. Henkel, \u201cArchitectural-space exploration of approximate multipliers,\u201d Proc. IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp.1-8, 2016. 10.1145\/2966986.2967005","DOI":"10.1145\/2966986.2967005"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] I. Kuon, and J. Rose, \u201cMeasuring the gap between FPGAs and ASICs,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.26, no.2, pp.203-215, 2007. 10.1109\/tcad.2006.884574","DOI":"10.1109\/TCAD.2006.884574"},{"key":"9","unstructured":"[9] Intel, Integer Arithmetic IP Cores User Guide, https:\/\/www.altera.com\/en_US\/pdfs\/literature\/ug\/ug_lpm_alt_mfug.pdf, 2017."},{"key":"10","unstructured":"[10] Xilinx, LogiCORE IP Multiplier v11.2., https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/mult_gen_ds255.pdf, 2017."},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] S. Ullah, S.S. Murthy, and A. Kumar, \u201cSMApproxlib: Library of FPGA-based approximate multipliers,\u201d ACM\/ESDA\/IEEE Design Automation Conference (DAC), pp.1-6, 2018. 10.1109\/dac.2018.8465845","DOI":"10.1145\/3195970.3196115"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] S. Ullah, S. Rehman, B.S. Prabakaran, F. Kriebel, M.A. Hanif, M. Shafique, and A. Kumar, \u201cArea-optimized low-latency approximate multipliers for FPGA-based hardware accelerators,\u201d Proc. 55th Annual Design Automation Conference (DAC), Article no.159, 2018. 10.1109\/dac.2018.8465781","DOI":"10.1145\/3195970.3195996"},{"key":"13","unstructured":"[13] Xilinx, 7 Series FPGAs Configurable Logic Block User Guide, https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug474_7Series_CLB.pdf, 2016."},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] V. Mrazek, R. Hrbacek, Z. Vasicek, and L. Sekanina, \u201cEvoApproxSb: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods,\u201d Design, Automation & Test in Europe Conference & Exhibition (DATE), pp.258-261, 2017. 10.23919\/date.2017.7926993","DOI":"10.23919\/DATE.2017.7926993"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] M.S.K. Lau, K.V. Lin, and Y.C. Chu, \u201cEnergy-aware probabilistic multiplier: Design and analysis,\u201d Proc. International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, pp.281-209, 2009. 10.1145\/1629395.1629434","DOI":"10.1145\/1629395.1629434"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] R. Zendegani, M. Kamal, M. Bahadori, A. Afzali-Kusha, and M. Pedram, \u201cRoBA multiplier: A rounding-based approximate multiplier for high-speed yet energy-efficient digital signal processing,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.25, no.2, pp.393-401, 2017. 10.1109\/tvlsi.2016.2587696","DOI":"10.1109\/TVLSI.2016.2587696"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] Y. Guo, H. Sun, and S. Kimura, \u201cSmall-area and low-power FPGA-based multipliers using approximate elementary modules,\u201d Asia and South Pacific Design Automation Conference (ASP-DAC), pp.599-604, 2020. 10.1109\/asp-dac47756.2020.9045546","DOI":"10.1109\/ASP-DAC47756.2020.9045546"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E103.A\/9\/E103.A_2019KEP0002\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,9,5]],"date-time":"2020-09-05T03:33:40Z","timestamp":1599276820000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E103.A\/9\/E103.A_2019KEP0002\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,1]]},"references-count":17,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2019kep0002","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,9,1]]}}}