{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T12:48:01Z","timestamp":1648730881413},"reference-count":18,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"9","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2020,9,1]]},"DOI":"10.1587\/transfun.2019kep0010","type":"journal-article","created":{"date-parts":[[2020,8,31]],"date-time":"2020-08-31T22:07:06Z","timestamp":1598911626000},"page":"1063-1070","source":"Crossref","is-referenced-by-count":1,"title":["Faithfully Truncated Adder-Based Area-Power Efficient FIR Design with Predefined Output Accuracy"],"prefix":"10.1587","volume":"E103.A","author":[{"given":"Jinghao","family":"YE","sequence":"first","affiliation":[{"name":"Graduate School of Fundamental Science and Engineering, Waseda University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masao","family":"YANAGISAWA","sequence":"additional","affiliation":[{"name":"Graduate School of Fundamental Science and Engineering, Waseda University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youhua","family":"SHI","sequence":"additional","affiliation":[{"name":"Graduate School of Fundamental Science and Engineering, Waseda University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] J. Ye, N. Togawa, M. Yanagisawa, and Y. Shi, \u201cStatic error analysis and optimization of faithfully truncated adders for area-power efficient FIR designs,\u201d Proc. IEEE International Symposium on Circuits and Systems, pp.1-4, May 2019. 10.1109\/iscas.2019.8702386","DOI":"10.1109\/ISCAS.2019.8702386"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] N. Goel and A. Nandi, \u201cDesign of FIR filter using FCSD representation,\u201d Proc. IEEE International Conference on Computational Intelligence & Communication Technology, pp.617-620, April 2015. 10.1109\/cict.2015.85","DOI":"10.1109\/CICT.2015.85"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] W. Ding and J. Chen, \u201cDesign of low complexity programmable FIR filters using multiplexers array optimization,\u201d Proc. IEEE International Symposium on Circuits and Systems, pp.2960-2963, July 2015. 10.1109\/iscas.2015.7169308","DOI":"10.1109\/ISCAS.2015.7169308"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] J. Ye, Y. Shi, N. Togawa, and M. Yanagisawa, \u201cA low cost and high speed CSD-based symmetric transpose block FIR implementation,\u201d Proc. IEEE International Conference on ASIC, pp.311-314, Oct. 2017. 10.1109\/asicon.2017.8252475","DOI":"10.1109\/ASICON.2017.8252475"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] J. Chen, C. Chang, F. Feng, W. Ding, and J. Ding, \u201cNovel design algorithm for low complexity programmable FIR filters based on extended double base number system,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers, vol.62, no.1, pp.224-233, Oct. 2015. 10.1109\/tcsi.2014.2348072","DOI":"10.1109\/TCSI.2014.2348072"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] X. Lou and W. Ye, \u201cLow complexity and low power multiplierless FIR filter implementation,\u201d Proc. IEEE 12th International Conference on ASIC, pp.612-615, Oct. 2017. 10.1109\/asicon.2017.8252546","DOI":"10.1109\/ASICON.2017.8252546"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] W. Ye, X. Lou, and Y. Yu, \u201cDesign of low-power multiplierless linear-phase FIR filters,\u201d IEEE Access, vol.5, pp.23466-23472, Aug. 2017. 10.1109\/access.2017.2740422","DOI":"10.1109\/ACCESS.2017.2740422"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] X. Lou, Y. Yu, and P.K. Meher, \u201cAnalysis and optimization of product-accumulation section for efficient implementation of FIR filters,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers, vol.63, no.10, pp.1701-1713, Oct. 2016. 10.1109\/tcsi.2016.2587105","DOI":"10.1109\/TCSI.2016.2587105"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] S. Mazahir, O. Hasan, R. Hafiz, M. Shafique, and J. Henkel, \u201cProbabilistic error modeling for approximate adders,\u201d IEEE Trans. Comput., vol.66, no.3, pp.515-530, Aug. 2017. 10.1109\/tc.2016.2605382","DOI":"10.1109\/TC.2016.2605382"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] K. Hayamizu, N. Togawa, M. Yanagisawa, and Y. Shi, \u201cExtension and performance\/accuracy formulation for optimal GeAr-based approximate adder designs,\u201d IEICE Trans. Fundamentals, vol.E101-A, no.7, pp.1014-1024, July 2018. 10.1587\/transfun.e101.a.1014","DOI":"10.1587\/transfun.E101.A.1014"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] A. Kovalev, O. Gustafsson, and M. Garrido, \u201cImplementation approaches for 512-tap 60GSa\/s chromatic dispersion FIR filters,\u201d Proc. 51st Asilomar Conf. Signals, Syst. Comput., pp.1779-1783, Nov. 2017. 10.1109\/acssc.2017.8335667","DOI":"10.1109\/ACSSC.2017.8335667"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] S. Hsiao, J. Hong, Z. Jian, and M. Chen, \u201cLow-cost FIR filter designs based on faithfully rounded truncated multiple constant multiplication\/accumulation,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.60, no.5, pp.287-291, April 2013. 10.1109\/tcsii.2013.2251958","DOI":"10.1109\/TCSII.2013.2251958"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] D.L. Maskell, \u201cDesign of efficient multiplierless FIR filters,\u201d IET Circuits, Devices Syst., vol.1, no.2, pp.175-180, April 2007. 10.1049\/iet-cds:20060201","DOI":"10.1049\/iet-cds:20060201"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] S. Mirzaei, R. Kastner, and A. Hosangadi, \u201cLayout aware optimization of high speed fixed coefficient FIR filters for FPGAs,\u201d Int. J. Reconfigurable Computing, vol.2010, no.1, 17 pages, Jan. 2010. 10.1155\/2010\/697625","DOI":"10.1155\/2010\/697625"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] C.H. Chang and M. Faust, \u201cOn a new common subexpression elimination algorithm for realizing low-complexity higher order digital filters,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.29, no.5, pp.844-848, May 2010. 10.1109\/tcad.2010.2043585","DOI":"10.1109\/TCAD.2010.2043585"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] J. Ye, M. Yanagisawa, and Y. Shi, \u201cAn adder-segmentation-based FIR for high speed signal processing,\u201d Proc. IEEE International Conference on ASIC, pp.1-4, Oct. 2019. 10.1109\/asicon47005.2019.8983612","DOI":"10.1109\/ASICON47005.2019.8983612"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] G.B. Moody and R.G. Mark, \u201cThe impact of the MIT-BIH Arrhythmia database,\u201d IEEE Eng. Med. Biol. Mag., vol.20, no.3, pp.45-50, May-June 2001. 10.1109\/51.932724","DOI":"10.1109\/51.932724"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] M. Shafique, W. Ahmad, R. Hafiz, and J. Henkel, \u201cA low latency generic accuracy configurable adder,\u201d Proc. Design Automation Conference, pp.1-6, June 2015. 10.1145\/2744769.2744778","DOI":"10.1145\/2744769.2744778"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E103.A\/9\/E103.A_2019KEP0010\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,9,5]],"date-time":"2020-09-05T03:34:13Z","timestamp":1599276853000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E103.A\/9\/E103.A_2019KEP0010\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,1]]},"references-count":18,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2019kep0010","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,9,1]]}}}