{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,31]],"date-time":"2024-07-31T19:11:34Z","timestamp":1722453094979},"reference-count":16,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2021,6,1]]},"DOI":"10.1587\/transfun.2020eap1083","type":"journal-article","created":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T22:07:10Z","timestamp":1606169230000},"page":"912-926","source":"Crossref","is-referenced-by-count":1,"title":["A Circuit Analysis of Pre-Emphasis Pulses for RC Delay Lines"],"prefix":"10.1587","volume":"E104.A","author":[{"given":"Kazuki","family":"MATSUYAMA","sequence":"first","affiliation":[{"name":"Shizuoka University"}]},{"given":"Toru","family":"TANZAWA","sequence":"additional","affiliation":[{"name":"Shizuoka University"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] A. Fiedler R. Mactaggart, J. Welch, and S. Krishnan, \u201cA 1.0625-Gb\/s transceiver with 2 oversampling and transmit signal pre-emphasis,\u201d IEEE International Solids-State Circuits Conference, pp.238-239, Feb. 1997. 10.1109\/isscc.1997.585369"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] J.S. Bang, H.S. Kim, K.S. Yoon, S.H. Lee, S.H. Park, O. Kwon, C. Shin, S. Kim, and G.H. Cho, \u201cA load-aware pre-emphasis column driver with 27% settling-time reduction in \u00b118% panel-load RC delay variation for 240Hz UHD flat-panel displays,\u201d IEEE International Solids-State Circuits Conference, Feb. 2016. 10.1109\/isscc.2016.7417982","DOI":"10.1109\/ISSCC.2016.7417982"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] W. Jeong, J. Im, D.H. Kim, S.W. Nam, D.K. Shim, M.H. Choi, H.J. Yoon, D.H. Kim, Y.S. Kim, H.W. Park, D.H. Kwak, S.W. Park, S.M. Yoon, W.G. Hahn, J.H. Ryu, S.W. Shim, K.T. Kang, J.D. Ihm, I.M. Kim, D.S. Lee, J.H. Cho, M.S. Kim, J.H. Jang, S.W. Hwang, D.S. Byeon, H.J. Yang, K. Park, K.H. Kyung, and J.H. Choi, \u201cA 128Gb 3b\/cell V-NAND flash memory with 1Gb\/s I\/O rate,\u201d IEEE J. Solid-State Circuits, vol.51, no.1, pp.204-212, Jan. 2016. 10.1109\/jssc.2015.2474117","DOI":"10.1109\/JSSC.2015.2474117"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] T. Tanzawa, T. Murakoshi, T. Kamijo, T. Tanaka, J.J. McNeil, and K. Duesman, \u201cDesign challenge in 3D NAND technology: A 4.8X area- and 1.3X power-efficient 20V charge pump using tier capacitors,\u201d IEEE Asian Solid-State Circuits Conference, Nov. 2016. 10.1109\/asscc.2016.7844161","DOI":"10.1109\/ASSCC.2016.7844161"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] G.G. Marotta, A. Macerola, A. D'Alessandro, A. Torsi, C. Cerafogli, C. Lattaro, C. Musilli, D. Rivers, E. Sirizotti, F. Paolini, G. Imondi, G. Naso, G. Santin, L. Botticchio, L. De Santis, L. Pilolli, M.L. Gallese, M. Incarnati, M. Tiburzi, P. Conenna, S. Peru, V. Moschiano, W.D. Francesco, M. Goldman, C. Haid, D.D. Cicco, D. Orlandi, F. Rori, M. Rossini, T. Vali, R. Ghodsi, and F. Roohparvar, \u201cA 3bit\/Cell 32Gb NAND flash memory at 34nm with 6MB\/s program throughput and with dynamic 2b\/cell blocks configuration mode for a program throughput increase up to 13MB\/s,\u201d IEEE International Solids-State Circuits Conference, Feb. 2010. 10.1109\/isscc.2010.5433949","DOI":"10.1109\/ISSCC.2010.5433949"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] W.C. Elmore, \u201cThe transient response of damped linear networks with particular regard to wideband amplifiers,\u201d J. Appl. Phys., vol.19, no.1, pp.55-63, 1948. 10.1063\/1.1697872","DOI":"10.1063\/1.1697872"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] G. Deily, \u201cClosed-form solutions for voltage-step response of open and shorted distributed RC lines,\u201d IEEE Trans. Circuits Syst., vol.22, no.6, pp.534-541, June 1975. 10.1109\/tcs.1975.1084082","DOI":"10.1109\/TCS.1975.1084082"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] T. Sakurai, \u201cApproximation of wiring delay in MOSFET LSI,\u201d IEEE J. Solid-State Circuits, vol.SC-18, no.4, pp.418-426, Aug. 1983. 10.1109\/jssc.1983.1051966","DOI":"10.1109\/JSSC.1983.1051966"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] T. Sakurai, \u201cClosed-form expressions for interconnection delay, coupling, and crosstalk in VLSI's,\u201d IEEE Trans. Electron Devices, vol.40, no.1, pp.118-124, Jan. 1993. 10.1109\/16.249433","DOI":"10.1109\/16.249433"},{"key":"10","unstructured":"[10] H. Kawaguchi and T. Sakurai, \u201cDelay and noise formulas for capacitively coupled distributed RC lines,\u201d Proc. 1998 Asia and South Pacific Design Automation Conference, pp.35-43, 1998, 10.1109\/aspdac.1998.669394"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] M. Madec, L. Hebrard, J.-B. Kammerer, M. Madec, L. H\u00e9brard, J.B. Kammerer, A. Bonament, E. Rosati, and C. Lallement, \u201cMultiphysics simulation of biosensors involving 3D biological reaction-diffusion phenomena in a standard circuit EDA environment,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers, vol.66, no.6, pp.2188-2197, June 2019. 10.1109\/tcsi.2018.2885223","DOI":"10.1109\/TCSI.2018.2885223"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] R.K.H. Galvao, S. Hadjiloucas, K.H. Kienitz, H.M. Paiva, and R.J.M. Afonso, \u201cFractional order modeling of large three-dimensional RC networks,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers, vol.60, no.3, pp.624-637, March 2013. 10.1109\/tcsi.2012.2209733","DOI":"10.1109\/TCSI.2012.2209733"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] R.K.H. Galv\u00e3o, S. Hadjiloucas, K.H. Kienitz, et al., \u201cDetecting compositional changes in dielectric materials simulated by three-dimensional RC network models,\u201d IEEE Trans. Dielectr. Electr. Insul., vol.24, no.2, pp.624-37, Nov. 2017.","DOI":"10.1109\/TDEI.2017.006203"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] W. Mitkowski, \u201cFinite-dimensional approximations of distributed RC networks,\u201d Bulletin of the Polish Academy of Sciences Technical Sciences, vol.62, no.2, pp.263-269, Feb. 2014. 10.2478\/bpasts-2014-0026","DOI":"10.2478\/bpasts-2014-0026"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] K. Matsuyama and T. Tanzawa, \u201cDesign of pre-emphasis pulses for large memory arrays with minimal word-line delay time,\u201d IEEE International Symposium on Circuits and Systems (ISCAS), May 2019. 10.1109\/iscas.2019.8702295","DOI":"10.1109\/ISCAS.2019.8702295"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] K. Matsuyama and T. Tanzawa, \u201cA pre-emphasis pulse generator insensitive to process variation for driving large memory and panel display arrays with minimal delay time,\u201d IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), pp.45-48, Nov. 2019. 10.1109\/apccas47518.2019.8953167","DOI":"10.1109\/APCCAS47518.2019.8953167"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E104.A\/6\/E104.A_2020EAP1083\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,5]],"date-time":"2021-06-05T04:37:07Z","timestamp":1622867827000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E104.A\/6\/E104.A_2020EAP1083\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,1]]},"references-count":16,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2021]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2020eap1083","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,6,1]]}}}