{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T14:04:05Z","timestamp":1704981845548},"reference-count":17,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2021,11,1]]},"DOI":"10.1587\/transfun.2020kep0006","type":"journal-article","created":{"date-parts":[[2021,5,24]],"date-time":"2021-05-24T22:06:41Z","timestamp":1621894001000},"page":"1509-1515","source":"Crossref","is-referenced-by-count":2,"title":["A Reconfigurable 74-140Mbps LDPC Decoding System for CCSDS Standard"],"prefix":"10.1587","volume":"E104.A","author":[{"given":"Yun","family":"CHEN","sequence":"first","affiliation":[{"name":"State Key Lab. of ASIC and System, Dept. of Microelectronics, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jimin","family":"WANG","sequence":"additional","affiliation":[{"name":"State Key Lab. of ASIC and System, Dept. of Microelectronics, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shixian","family":"LI","sequence":"additional","affiliation":[{"name":"State Key Lab. of ASIC and System, Dept. of Microelectronics, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinfou","family":"XIE","sequence":"additional","affiliation":[{"name":"State Key Lab. of ASIC and System, Dept. of Microelectronics, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qichen","family":"ZHANG","sequence":"additional","affiliation":[{"name":"State Key Lab. of ASIC and System, Dept. of Microelectronics, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keshab K.","family":"PARHI","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Minnesota"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoyang","family":"ZENG","sequence":"additional","affiliation":[{"name":"State Key Lab. of ASIC and System, Dept. of Microelectronics, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] R. Gallager, \u201cLow-density parity-check codes,\u201d IRE Trans. Inf. Theory, vol.8, no.1, pp.21-28, Jan. 1962. 10.1109\/tit.1962.1057683","DOI":"10.1109\/TIT.1962.1057683"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] D.J.C. MacKay and R.M. Neal, \u201cNear Shannon limit performance of low density parity check codes,\u201d Electron. Lett., vol.33, no.6, pp.457-458, March 1997. 10.1049\/el:19970362","DOI":"10.1049\/el:19970362"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] H. Zhong, T. Zhong, and E.F. Haratsch, \u201cQuasi-cyclic LDPC codes for the magnetic recording channel: Code design and VLSI implementation,\u201d IEEE Trans. Magn., vol.43, no.3, pp.1118-1123, March 2007. 10.1109\/tmag.2006.888607","DOI":"10.1109\/TMAG.2006.888607"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] Y. Dai, N. Chen, and Z. Yan, \u201cMemory efficient decoder architectures for quasi-cyclic LDPC codes,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers, vol.55, no.9, pp.2898-2911, Oct. 2008. 10.1109\/tcsi.2008.922024","DOI":"10.1109\/TCSI.2008.922024"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] X. Chen, J. Kang, S. Lin, and V. Akella, \u201cMemory system optimization for FPGA-based implementation of quasi-cyclic LDPC codes decoders,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers, vol.58, no.1, pp.98-111, Jan. 2011. 10.1109\/tcsi.2010.2055250","DOI":"10.1109\/TCSI.2010.2055250"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] M.M. Mansour and N.R. Shanbhag, \u201cHigh-throughput LDPC decoders,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.11, no.6, pp.976-996, Dec. 2003. 10.1109\/tvlsi.2003.817545","DOI":"10.1109\/TVLSI.2003.817545"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] Y. Ueng, C. Wang, and M. Li, \u201cAn efficient combined bit-flipping and stochastic LDPC decoder using improved probability tracers,\u201d IEEE Trans. Signal Process., vol.65, no.20, pp.5368-5380, Oct. 2017. 10.1109\/tsp.2017.2725221","DOI":"10.1109\/TSP.2017.2725221"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] D. Theodoropoulos, N. Kranitis, and A. Paschalis, \u201cAn efficient LDPC encoder architecture for space applications,\u201d 2016 IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS), pp.149-154, July 2016. 10.1109\/iolts.2016.7604689","DOI":"10.1109\/IOLTS.2016.7604689"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] Z. Wang, X. Hao, C. Lin, and Q. Wu, \u201cAn efficient hardware LDPC encoder based on partial parallel structure for CCSDS,\u201d 2018 IEEE 18th International Conference on Communication Technology (ICCT), pp.136-139, Oct. 2018. 10.1109\/icct.2018.8599970","DOI":"10.1109\/ICCT.2018.8599970"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] D. Theodoropoulos, N. Kranitis, A. Tsigkanos, and A. Paschalis, \u201cEfficient architectures for multigigabit CCSDS LDPC encoders,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.28, no.5, pp.1118-1127, May 2020. 10.1109\/tvlsi.2020.2975050","DOI":"10.1109\/TVLSI.2020.2975050"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] F. Demangel, N. Fau, N. Drabik, F. Charot, and C. Wolinski, \u201cA generic architecture of CCSDS low density parity check decoder for near-earth applications,\u201d Automation Test in Europe Conference Exhibition 2009 Design, pp.1242-1245, April 2009. 10.1109\/date.2009.5090854","DOI":"10.1109\/DATE.2009.5090854"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] W.H. Zhao and J.P. Long, \u201cImplementing the NASA deep space LDPC codes for defense applications,\u201d MILCOM 2013-2013 IEEE Military Communications Conference, pp.803-808, Nov. 2013. 10.1109\/milcom.2013.142","DOI":"10.1109\/MILCOM.2013.142"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] J. Su and J. Han, \u201cDesign of energy efficient LDPC decoders with low-voltage strategy,\u201d 2015 IEEE 11th International Conference on ASIC (ASICON), pp.1-4, Nov. 2015. 10.1109\/asicon.2015.7517202","DOI":"10.1109\/ASICON.2015.7517202"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] S. Li, Q. Zhang, Y. Chen, and X. Zeng, \u201cA high-throughput QC-LDPC decoder for near-earth application,\u201d 2018 IEEE 23rd International Conference on Digital Signal Processing (DSP), pp.1-4, Nov. 2018. 10.1109\/icdsp.2018.8631641","DOI":"10.1109\/ICDSP.2018.8631641"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] K.S. Andrews, D. Divsalar, S. Dolinar, J. Hamkins, C.R. Jones, and F. Pollara, \u201cThe development of turbo and LDPC codes for deep-space applications,\u201d Proc. IEEE, vol.95, no.11, pp.2142-2156, Nov. 2007. 10.1109\/jproc.2007.905132","DOI":"10.1109\/JPROC.2007.905132"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] O. Boncalo, G. Kolumban-Antal, A. Amaricai, V. Savin, and D. Declercq, \u201cLayered LDPC decoders with efficient memory access scheduling and mapping and built-in support for pipeline hazards mitigation,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers, vol.66, no.4, pp.1643-1656, April 2019. 10.1109\/tcsi.2018.2884252","DOI":"10.1109\/TCSI.2018.2884252"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] D. Oh and K.K. Parhi, \u201cLow-complexity switch network for reconfigurable LDPC decoders,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.18, no.1, pp.85-94, Jan. 2010. 10.1109\/tvlsi.2008.2007736","DOI":"10.1109\/TVLSI.2008.2007736"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E104.A\/11\/E104.A_2020KEP0006\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,6]],"date-time":"2021-11-06T03:19:05Z","timestamp":1636168745000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E104.A\/11\/E104.A_2020KEP0006\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,1]]},"references-count":17,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2021]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2020kep0006","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,11,1]]},"article-number":"2020KEP0006"}}