{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:07:51Z","timestamp":1774966071556,"version":"3.50.1"},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2021,11,1]]},"DOI":"10.1587\/transfun.2020kep0017","type":"journal-article","created":{"date-parts":[[2021,5,24]],"date-time":"2021-05-24T22:06:41Z","timestamp":1621894001000},"page":"1536-1545","source":"Crossref","is-referenced-by-count":2,"title":["An Analysis of Local BTI Variation with Ring-Oscillator in Advanced Processes and Its Impact on Logic Circuit and SRAM"],"prefix":"10.1587","volume":"E104.A","author":[{"given":"Mitsuhiko","family":"IGARASHI","sequence":"first","affiliation":[{"name":"Renesas Electronics Corporation"},{"name":"Kyoto Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuuki","family":"UCHIDA","sequence":"additional","affiliation":[{"name":"Renesas Electronics Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoshio","family":"TAKAZAWA","sequence":"additional","affiliation":[{"name":"Renesas Electronics Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Makoto","family":"YABUUCHI","sequence":"additional","affiliation":[{"name":"Renesas Electronics Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasumasa","family":"TSUKAMOTO","sequence":"additional","affiliation":[{"name":"Renesas Electronics Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koji","family":"SHIBUTANI","sequence":"additional","affiliation":[{"name":"Renesas Electronics Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazutoshi","family":"KOBAYASHI","sequence":"additional","affiliation":[{"name":"Kyoto Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] T. Yamauchi, H. Kondo, and K. Nii, \u201cAutomotive low power technology for IoT society,\u201d 2015 Symposium on VLSI Technology (VLSI Technology), pp.T80-T81, Kyoto, 2015. DOI: 10.1109\/VLSIT.2015.7223633. 10.1109\/vlsit.2015.7223633","DOI":"10.1109\/VLSIT.2015.7223633"},{"key":"2","unstructured":"[2] M. Igarashi, T. Hori, Y. Hotta, K. Fukuoka, and H. Hara, \u201cR-Car Gen3: Computing platform for autonomous driving era,\u201d Hot Chips 29 Symposium, 2017. https:\/\/www.hotchips.org\/archives\/2010s\/hc29"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] S.-Y. Wu, C.Y. Lin, M.C. Chiang, J.J. Liaw, J.Y. Cheng, S.H. Yang, C.H. Tsai, P.N. Chen, T. Miyashita, C.H. Chang, V.S. Chang, K.H. Pan, J.H. Chen, Y.S. Mor, K.T. Lai, C.S. Liang, H.F. Chen, S.Y. Chang, C.J. Lin, C.H. Hsieh, R.F. Tsui, C.H. Yao, C.C. Chen, R. Chen, C.H. Lee, H.J. Lin, C.W. Chang, K.W. Chen, M.H. Tsai, K.S. Chen, Y. Ku, and S.M. Jang, \u201cA 7nm CMOS platform technology featuring 4th generation FinFET transistors with a 0.027um<sup>2<\/sup> high density 6-T SRAM cell for mobile SoC application,\u201d IEDM, pp.298-301, 2016. DOI: 10.1109\/IEDM.2016.7838333. 10.1109\/iedm.2016.7838333","DOI":"10.1109\/IEDM.2016.7838333"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] W.C. Jeong, D.J. Kwon, K.J. Nam, W.J. Rim, M.S. Jang, H.T. Kim, Y.W. Lee, J.S. Park, E.C. Lee, D.W. Ha, C.H. Park, S. Maeda, H.-J. Cho, S.-M. Jung, H.K. Kang, H.J. Lee, K.W. Lee, T.J. Lee, D.W. Park, B.S. Kim, J.H. Do, and T. Fukai, \u201cTrue 7nm platform technology featuring smallest FinFET and smallest SRAM cell by EUV, special constructs and 3rd generation single diffusion break,\u201d IEEE Symposium on VLSI Technology, pp.59-60, 2018. DOI: 10.1109\/VLSIT.2018.8510682. 10.1109\/vlsit.2018.8510682","DOI":"10.1109\/VLSIT.2018.8510682"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] Y.-H. Lee, N. Mielke, B. Sabi, S. Stadler, R. Nachman, and S. Hu, \u201cEffect of pMOST bias-temperature instability on circuit reliability performance,\u201d IEEE International Electron Devices Meeting 2003, Washington, DC, USA, pp.14.6.1-14.6.4, 2003. DOI: 10.1109\/IEDM.2003.1269297. 10.1109\/iedm.2003.1269297","DOI":"10.1109\/IEDM.2003.1269297"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] R. Huang, X.B. Jiang, S.F. Guo, P.P. Ren, P. Hao, Z.Q. Yu, Z. Zhang, Y.Y. Wang, and R.S. Wang, \u201cVariability- and reliability-aware design for 16\/14nm and beyond technology,\u201d IEDM, pp.298-301, 2017. DOI: 10.1109\/IEDM.2017.8268378. 10.1109\/iedm.2017.8268378","DOI":"10.1109\/IEDM.2017.8268378"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] K.R. Lakshmikumar, R.A. Hadaway, and M.A. Copeland, \u201cCharacterisation and modeling of mismatch in MOS transistors for precision analog design,\u201d IEEE J. Solid-State Circuits, vol.21, no.6, pp.1057-1066, Dec. 1986. DOI: 10.1109\/JSSC.1986.1052648. 10.1109\/jssc.1986.1052648","DOI":"10.1109\/JSSC.1986.1052648"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] T. Mizuno, J. Okumtura, and A. Toriumi, \u201cExperimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET&apos;s,\u201d IEEE Trans. Electron Devices, vol.41, no.11, pp.2216-2221, Nov. 1994. DOI: 10.1109\/16.333844. 10.1109\/16.333844","DOI":"10.1109\/16.333844"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] J.A. Croon, G. Storms, S. Winkelmeier, I. Pollentier, M. Ercken, S. Decoutere, W. Sansen, and H.E. Maes, \u201cLine edge roughness: Characterization, modeling and impact on device behavior,\u201d Digest. International Electron Devices Meeting, San Francisco, CA, USA, pp.307-310, 2002. DOI: 10.1109\/IEDM.2002.1175840. 10.1109\/iedm.2002.1175840","DOI":"10.1109\/IEDM.2002.1175840"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] A. Asenov, S. Kaya, and A.R. Brown, \u201cIntrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness,\u201d IEEE Trans. Electron Devices, vol.50, no.5, pp.1254-1260, May 2003. DOI: 10.1109\/TED.2003.813457. 10.1109\/ted.2003.813457","DOI":"10.1109\/TED.2003.813457"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] T. Nigam, \u201cChallenges in the characterization and modeling of BTI induced variability in metal gate\/high-k CMOS technologies,\u201d IRPS, pp.2D.4.1-2D.4.6, 2013. DOI: 10.1109\/IRPS.2013.6531959. 10.1109\/irps.2013.6531959","DOI":"10.1109\/IRPS.2013.6531959"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] J. Fang and S.S. Sapatnekar, \u201cUnderstanding the impact of transistor-level BTI variability,\u201d IRPS, pp.CR.2.1-CR.2.6, 2012. DOI: 10.1109\/IRPS.2012.6241887. 10.1109\/irps.2012.6241887","DOI":"10.1109\/IRPS.2012.6241887"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] B. Kaczer, P.J. Roussel, T. Grasser, and G. Groeseneken, \u201cStatistics of multiple trapped charges in the gate oxide of deeply scaled MOSFET devices \u2014 Application to NBTI,\u201d IEEE Electron Device Lett., vol.31, no.5, pp.411-413, May 2010. DOI: 10.1109\/LED.2010.2044014. 10.1109\/led.2010.2044014","DOI":"10.1109\/LED.2010.2044014"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] S.E. Rauch, \u201cReview and reexamination of reliability effects related to NBTI-induced statistical variations,\u201d IEEE Trans. Device Mater. Rel., vol.7, no.4, pp.524-530, Dec. 2007. DOI: 10.1109\/TDMR.2007.910437. 10.1109\/tdmr.2007.910437","DOI":"10.1109\/TDMR.2007.910437"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] M. Igarashi, Y. Uchida, Y. Takazawa, M. Yabuuchi, Y. Tsukamoto, and K. Shibutani, \u201cStudy of local BTI variation and its impact on logic circuit and SRAM in 7nm FinFET process,\u201d 2019 IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA, pp.1-6, 2019. DOI: 10.1109\/IRPS.2019.8720508. 10.1109\/irps.2019.8720508","DOI":"10.1109\/IRPS.2019.8720508"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] R. Kishida, T. Asuke, J. Furuta, and K. Kobayashi, \u201cExtracting voltage dependence of BTI-induced degradation without temporal factors by using BTI-sensitive and BTI-insensitive ring oscillators,\u201d IEEE Trans. Semicond. Manuf., vol.33, no.2, pp.174-179, May 2020. DOI: 10.1109\/TSM.2020.2983060. 10.1109\/tsm.2020.2983060","DOI":"10.1109\/TSM.2020.2983060"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] M. Igarashi, Y. Uchida, Y. Takazawa, Y. Tsukamoto, K. Shibutani, and K. Nii, \u201cA fully standard-cell based on-chip BTI and HCI monitor with 6.2x BTI sensitivity and 3.6x HCI sensitivity at 7nm FinFET process,\u201d 2018 IEEE Asian Solid-State Circuits Conference (A-SSCC), Tainan, pp.195-196, 2018. DOI: 10.1109\/ASSCC.2018.8579303. 10.1109\/asscc.2018.8579303","DOI":"10.1109\/ASSCC.2018.8579303"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] M. Igarashi, Y. Uchida, Y. Takazawa, Y. Tsukamoto, K. Shibutani, and K. Nii, \u201cStudy of impact of BTI&apos;s local layout effect including recovery effect on various standard-cells in 10nm FinFET,\u201d 2018 IEEE International Reliability Physics Symposium (IRPS), Burlingame, CA, USA, pp.P-CR.1-1-P-CR.1-4, 2018, DOI: 10.1109\/IRPS.2018.8353654. 10.1109\/irps.2018.8353654","DOI":"10.1109\/IRPS.2018.8353654"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] W. Liu, A. Kerber, F. Guarin, and C. Ortolland, \u201cCap layer and multi-work-function tuning impact on TDDB\/BTI in SOIFinFET devices,\u201d 2018 IEEE International Reliability Physics Symposium (IRPS), Burlingame, CA, pp.2A.4-1-2A.4-5, 2018. DOI: 10.1109\/IRPS.2018.8353542. 10.1109\/irps.2018.8353542","DOI":"10.1109\/IRPS.2018.8353542"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] P. Srinivasan, R. Ranjan, S. Cimino, A. Zainuddin, B. Kannan, L. Pantisano, I. Mahmud, G. Dilliway, and T. Nigam, \u201cUnderstanding gate metal work function (mWF) impact on device reliability \u2014 A holistic approach,\u201d 2018 IEEE International Reliability Physics Symposium (IRPS), Burlingame, CA, pp.6F.2-1-6F.2-5, 2018. DOI: 10.1109\/IRPS.2018.8353646. 10.1109\/irps.2018.8353646","DOI":"10.1109\/IRPS.2018.8353646"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] S. Ramey, M. Chahal, P. Nayak, S. Novak, C. Prasad, and J. Hicks, \u201cTransistor reliability variation correlation to threshold voltage,\u201d 2015 IEEE International Reliability Physics Symposium, Monterey, CA, pp.3B.2.1-3B.2.6, 2015. DOI: 10.1109\/IRPS.2015.7112703. 10.1109\/irps.2015.7112703","DOI":"10.1109\/IRPS.2015.7112703"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] M. Wang, R. Muralidhar, J.H. Stathis, B.P. Linder, H. Jagannathan, and J. Faltermeier, \u201cSuperior PBTI reliability for SOI FinFET technologies and its physical understanding,\u201d IEEE Electron Device Lett., vol.34, no.7, pp.837-839, July 2013. DOI: 10.1109\/LED.2013.2262453. 10.1109\/led.2013.2262453","DOI":"10.1109\/LED.2013.2262453"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] S. Ramey, A. Ashutosh, C. Auth, J. Clifford, M. Hattendorf, J. Hicks, R. James, A. Rahman, V. Sharma, A.S. Amour, and C. Wiegand, \u201cIntrinsic transistor reliability improvements from 22nm tri-gate technology,\u201d 2013 IEEE International Reliability Physics Symposium (IRPS), Anaheim, CA, pp.4C.5.1-4C.5.5, 2013. DOI: 10.1109\/IRPS.2013.6532017. 10.1109\/irps.2013.6532017","DOI":"10.1109\/IRPS.2013.6532017"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] K.T. Lee, W. Kang, E.-A. Chung, G. Kim, H. Shim, H. Lee, H. Kim, M. Choe, N.-I. Lee, A. Patel, J. Park, and J. Park, \u201cTechnology scaling on high-K &amp; metal-GateFinFET BTI reliability,\u201d 2013 IEEE International Reliability Physics Symposium (IRPS), Anaheim, CA, pp.2D.1.1-2D.1.4, 2013. DOI: 10.1109\/IRPS.2013.6531956. 10.1109\/irps.2013.6531956","DOI":"10.1109\/IRPS.2013.6531956"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] A. Rahman, J. Dacuna, P. Nayak, G. Leatherman, and S. Ramey, \u201cReliability studies of a 10nm high-performance and low-power CMOS technology featuring 3rd generation FinFET and 5th generation HK\/MG,\u201d 2018 IEEE International Reliability Physics Symposium (IRPS), Burlingame, CA, pp.6F.4-1-6F.4-6, 2018. DOI: 10.1109\/IRPS.2018.8353648. 10.1109\/irps.2018.8353648","DOI":"10.1109\/IRPS.2018.8353648"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] S.E. Rauch, \u201cThe statistics of NBTI-induced Vt and \u03b2 mismatch shifts in pMOSFETs,\u201d IEEE Trans. Device Mater. Rel., vol.2, no.4, pp.89-93, Dec. 2002. DOI: 10.1109\/TDMR.2002.805119. 10.1109\/tdmr.2002.805119","DOI":"10.1109\/TDMR.2002.805119"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] S. Pae, J. Maiz, C. Prasad, and B. Woolery, \u201cEffect of BTI degradation on transistor variability in advanced semiconductor technologies,\u201d IEEE Trans. Device Mater. Rel., vol.8, no.3, pp.519-525, Sept. 2008. DOI: 10.1109\/TDMR.2008.2002351. 10.1109\/tdmr.2008.2002351","DOI":"10.1109\/TDMR.2008.2002351"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] M.J.M. Pelgrom, A.C.J. Duinmaijer, and A.P.G. Welbers, \u201cMatching properties of MOS transistors,\u201d IEEE J. Solid-State Circuits, vol.24, no.5, pp.1433-1439, Oct. 1989. DOI: 10.1109\/JSSC.1989.572629. 10.1109\/jssc.1989.572629","DOI":"10.1109\/JSSC.1989.572629"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] M. Duan, J.F. Zhang, Z. Ji, W.D. Zhang, B. Kaczer, T. Schram, R. Ritzenthaler, G. Groeseneken, and A. Asenov, \u201cDevelopment of a technique for characterizing bias temperature instability-induced device-to-device variation at SRAM-relevant conditions,\u201d IEEE Trans. Electron Devices, vol.61, no.9, pp.3081-3089, Sept. 2014. DOI: 10.1109\/TED.2014.2335053. 10.1109\/ted.2014.2335053","DOI":"10.1109\/TED.2014.2335053"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] V. Huard, C. Parthasarathy, C. Guerin, T. Valentin, E. Pion, M. Mammasse, N. Planes, and L. Camus, \u201cNBTI degradation: From transistor to SRAM arrays,\u201d 2008 IEEE International Reliability Physics Symposium, Phoenix, AZ, pp.289-300, 2008. DOI: 10.1109\/RELPHY.2008.4558900. 10.1109\/relphy.2008.4558900","DOI":"10.1109\/RELPHY.2008.4558900"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] Y. Tsukamoto, K. Nii, S. Imaoka, Y. Oda, S. Ohbayashi, T. Yoshizawa, H. Makino, K. Ishibashi, and H. Shinohara, \u201cWorst-case analysis to obtain stable read\/write DC margin of high density 6T-SRAM-array with local <i>V<sub>th<\/sub><\/i> variability,\u201d ICCAD-2005. IEEE\/ACM International Conference on Computer-Aided Design, 2005, San Jose, CA, USA, pp.398-405, 2005. DOI: 10.1109\/ICCAD.2005.1560101. 10.1109\/iccad.2005.1560101","DOI":"10.1109\/ICCAD.2005.1560101"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E104.A\/11\/E104.A_2020KEP0017\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,8]],"date-time":"2024-05-08T04:40:46Z","timestamp":1715143246000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E104.A\/11\/E104.A_2020KEP0017\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,1]]},"references-count":31,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2021]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2020kep0017","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,11,1]]},"article-number":"2020KEP0017"}}