{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,12,2]],"date-time":"2022-12-02T05:21:52Z","timestamp":1669958512791},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2020,12,1]]},"DOI":"10.1587\/transfun.2020vlp0005","type":"journal-article","created":{"date-parts":[[2020,11,30]],"date-time":"2020-11-30T22:16:38Z","timestamp":1606774598000},"page":"1447-1455","source":"Crossref","is-referenced-by-count":1,"title":["A Fault Detection and Diagnosis Method for Via-Switch Crossbar in Non-Volatile FPGA"],"prefix":"10.1587","volume":"E103.A","author":[{"given":"Ryutaro","family":"DOI","sequence":"first","affiliation":[{"name":"Department of Information Systems Engineering, Graduate School of Information Science and Technology, Osaka University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xu","family":"BAI","sequence":"additional","affiliation":[{"name":"NEC Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toshitsugu","family":"SAKAMOTO","sequence":"additional","affiliation":[{"name":"NEC Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masanori","family":"HASHIMOTO","sequence":"additional","affiliation":[{"name":"Department of Information Systems Engineering, Graduate School of Information Science and Technology, Osaka University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] I. Kuon and J. Rose, \u201cMeasuring the gap between FPGAs and ASICs,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.26, no.2, pp.203-215, Feb. 2007. 10.1109\/tcad.2006.884574","DOI":"10.1109\/TCAD.2006.884574"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] M. Lin, A.E. Gamal, Y.C. Lu, and S. Wong, \u201cPerformance benefits of monolithically stacked 3-D FPGA,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.26, no.2, pp.216-229, Feb. 2007. 10.1109\/tcad.2006.887920","DOI":"10.1109\/TCAD.2006.887920"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] H. Ochi, K. Yamaguchi, T. Fujimoto, J. Hotate, T. Kishimoto, T. Higashi, T. Imagawa, R. Doi, M. Tada, T. Sugibayashi, W. Takahashi, K. Wakabayashi, H. Onodera, Y. Mitsuyama, J. Yu, and M. Hashimoto, \u201cVia-switch FPGA: Highly dense mixed-grained reconfigurable architecture with overlay via-switch crossbars,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.26, no.12, pp.2723-2736, Dec. 2018. 10.1109\/TVLSI.2018.2812914","DOI":"10.1109\/TVLSI.2018.2812914"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] N. Banno, K. Okamoto, N. Iguchi, H. Ochi, H. Onodera, M. Hashimoto, T. Sugibayashi, T. Sakamoto, and M. Tada, \u201cLow-power crossbar switch with two-varistors selected complementary atom switch (2V-1CAS; via-switch) for nonvolatile FPGA,\u201d IEEE Trans. Electron Devices, vol.66, no.8, pp.3331-3336, Aug. 2019. 10.1109\/ted.2019.2922352","DOI":"10.1109\/TED.2019.2922352"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] M. Hashimoto, X. Bai, N. Banno, M. Tada, T. Sakamoto, J. Yu, R. Doi, Y. Araki, H. Onodera, T. Imagawa, H. Ochi, K. Wakabayashi, Y. Mitsuyama, and T. Sugibayashi, \u201cVia-switch FPGA: 65nm CMOS implementation and architecture extension for AI applications,\u201d IEEE International Solid-State Circuits Conference (ISSCC), pp.502-503, Feb. 2020.","DOI":"10.1109\/ISSCC19947.2020.9062908"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] R. Doi, X. Bai, T. Sakamoto, and M. Hashimoto, \u201cFault diagnosis of via-switch crossbar in non-volatile FPGA,\u201d Design, Automation, and Test in Europe Conference and Exhibition (DATE), 2020. 10.23919\/DATE48585.2020.9116217","DOI":"10.23919\/DATE48585.2020.9116217"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] N. Banno, M. Tada, K. Okamoto, N. Iguchi, T. Sakamoto, M. Miyamura, Y. Tsuji, H. Hada, H. Ochi, H. Onodera, M. Hashimoto, and T. Sugibayashi, \u201cA novel two-varistors (a-Si\/SiN\/a-Si) selected complementary atom switch (2V-1CAS) for nonvolatile crossbar switch with multiple fan-outs,\u201d International Electron Devices Meeting (IEDM), pp.2.5.1-2.5.4, Dec. 2015. 10.1109\/iedm.2015.7409614","DOI":"10.1109\/IEDM.2015.7409614"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] K. Okamoto, M. Tada, T. Sakamoto, M. Miyamura, N. Banno, N. Iguchi, and H. Hada, \u201cConducting mechanism of atom switch with polymer solid-electrolyte,\u201d International Electron Devices Meeting (IEDM), pp.12.2.1-12.2.4, Dec. 2011. 10.1109\/iedm.2011.6131538","DOI":"10.1109\/IEDM.2011.6131538"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] M. Tada, T. Sakamoto, M. Miyamura, N. Banno, K. Okamoto, N. Iguchi, and H. Hada, \u201cImproved off-state reliability of nonvolatile resistive switch with low programming voltage,\u201d IEEE Trans. Electron Devices, vol.59, no.9, pp.2357-2362, Sept. 2012. 10.1109\/ted.2012.2204263","DOI":"10.1109\/TED.2012.2204263"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] M. Miyamura, T. Sakamoto, M. Tada, N. Banno, K. Okamoto, N. Iguchi, and H. Hada, \u201cLow-power programmable-logic cell arrays using nonvolatile complementary atom switch,\u201d International Symposium on Quality Electronic Design (ISQED), pp.330-334, March 2014. 10.1109\/isqed.2014.6783344","DOI":"10.1109\/ISQED.2014.6783344"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E103.A\/12\/E103.A_2020VLP0005\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T12:46:29Z","timestamp":1669898789000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E103.A\/12\/E103.A_2020VLP0005\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12,1]]},"references-count":10,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2020vlp0005","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12,1]]}}}