{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,6,4]],"date-time":"2022-06-04T03:40:32Z","timestamp":1654314032640},"reference-count":18,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2022,6,1]]},"DOI":"10.1587\/transfun.2021eap1047","type":"journal-article","created":{"date-parts":[[2021,12,16]],"date-time":"2021-12-16T22:09:45Z","timestamp":1639692585000},"page":"923-929","source":"Crossref","is-referenced-by-count":0,"title":["Complex Frequency Domain Analysis of Memristor Based on Volterra Series"],"prefix":"10.1587","volume":"E105.A","author":[{"given":"Qinghua","family":"WANG","sequence":"first","affiliation":[{"name":"TYUST"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shiying","family":"JIA","sequence":"additional","affiliation":[{"name":"TYUST"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] L. Chua, \u201cMemristor-The missing circuit element,\u201d IEEE Trans. Circuit Theory, vol.18, no.5, pp.507-519, 1971. 10.1109\/tct.1971.1083337","DOI":"10.1109\/TCT.1971.1083337"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] D.B. Strukov, G.S. Snider, D.R. Stewart, and R.S. Williams, \u201cThe missing memristor found,\u201d Nature, vol.453, pp.80-83, 2008. DOI: 10.1038\/nature06932 10.1038\/nature06932","DOI":"10.1038\/nature06932"},{"key":"3","unstructured":"[3] Y.C. Liu, H.Y. Xu, Z.Q. Wang, and L. Zhang, \u201cBionic device for neurosynaptic based on memristor,\u201d vol.E65, no.002, pp.21-25, 2013. DOI: 10.3969\/j.issn.0368-6396.2013.02.006 10.3969\/j.issn.0368-6396.2013.02.006"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] N. Amarnath and V.N. Ramakrishnan, \u201cModeling and simulation of gated memristor,\u201d Materials Today: Proceedings, vol.24, pp.1777-1787, 2020. DOI: 10.1016\/j.matpr.2020.03.602 10.1016\/j.matpr.2020.03.602","DOI":"10.1016\/j.matpr.2020.03.602"},{"key":"5","unstructured":"[5] X.Y. Wang, W.G. Qi, and X.Y. Wang, \u201cResearch on circuit implementation of memristor and chaotic dynamics,\u201d J. Beijing University of Aeronautics and Astronautic, vol.E38, no.8, pp.1080-1084, 2012."},{"key":"6","unstructured":"[6] D. Biolek, M.D. Ventra, and Y.V. Pershin, \u201cReliable SPICE simulations of memristors memcapacitors and meminductors,\u201d Radioengineering, vol.22, no.4, 2013. 10.48550\/arXiv.1307.2717"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] X.D. Fang, Y.H. Tang, and J.J. Wu, \u201cSPICE modeling of memristors with multilevel resistance states,\u201d Chinese Phys. B, vol.21, no.9, pp.594-600, 2012. DOI: 10.1088\/1674-1056\/21\/9\/098901 10.1088\/1674-1056\/21\/9\/098901","DOI":"10.1088\/1674-1056\/21\/9\/098901"},{"key":"8","unstructured":"[8] B.C. Bao, Q.H. Wang, and J.P. Xu, \u201cResearch on fifth-order chaotic circuit based on memristive element,\u201d J. Circuits and Systems, vol.E16, no.0002, pp.66-70, 2011. DOI: 10.3969\/j.issn.1007-0249.2011.02.013 10.3969\/j.issn.1007-0249.2011.02.013"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] B.C. Bao, G.D. Shi, J.P. Xu, Z. Liu, and S.H. Pan, \u201cDynamics analysis of chaotic circuit with two memristors,\u201d Sci. China Technol. Sci., vol.54, pp.2180-2187, 2011. DOI: 10.1007\/s11431-011-4400-6 10.1007\/s11431-011-4400-6","DOI":"10.1007\/s11431-011-4400-6"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] P. Yao, H. Wu, B. Gao, J.S. Tang, Q.T. Zhang, W.Q. Zhang, J.J. Yang, and H. Qian, \u201cFully hardware-implemented memristor convolutional neural network,\u201d Nature, vol.577, no.7792, pp.641-646, 2020. DOI: 10.1038\/s41586-020-1942-4 10.1038\/s41586-020-1942-4","DOI":"10.1038\/s41586-020-1942-4"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] C. Ma, S.G. Xie, Y.F. Jia, and G.Y. Lin, \u201cMacromodeling of the memristor using piecewise Volterra series,\u201d Microelectr. J., vol.45, no.3, pp.325-329, 2014. DOI: 10.1016\/j.mejo.2013.11.017 10.1016\/j.mejo.2013.11.017","DOI":"10.1016\/j.mejo.2013.11.017"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] T. Schmidt, U. Feldmann, W. Neudeck, and R. Tetzlaff, \u201cAnalytical approach to single memristor circuits,\u201d European Conference on Circuit Theory Design, IEEE, pp.94-97, 2011. 10.1109\/ecctd.2011.6043854","DOI":"10.1109\/ECCTD.2011.6043854"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] U. Feldmann, T. Schmidt, and R. Tetzlaff, \u201cAnalysis of multi-memristor circuits,\u201d IEEE International Symposium on Circuits Systems, IEEE, 2013. 10.1109\/iscas.2013.6571872","DOI":"10.1109\/ISCAS.2013.6571872"},{"key":"14","unstructured":"[14] A. Ascoli and R. Tetzlaff, \u201cAnalytical model for ideal generic memristor circuits based on the theory of volterra,\u201d VDE, 2015."},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] X.P. Wang, Y. Shen, J.S. Wu, J.W. Sun, and W. Li, \u201cSummary of research on memristive and its application,\u201d Acta Automatica Sinica, vol.39, no.8, pp.1170-1184, 2013. DOI: 10.3724\/SP.J.1004.2013.01170 10.3724\/sp.j.1004.2013.01170","DOI":"10.3724\/SP.J.1004.2013.01170"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] B. Muthuswamy, \u201cImplementing memristor based chaotic circuits,\u201d Int. J. Bifurcation Chaos, vol.20, no.5, pp.1335-1350, 2010. DOI: 10.1142\/S0218127410026514 10.1142\/s0218127410026514","DOI":"10.1142\/S0218127410026514"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] Z.K. Peng and C.M. Cheng, \u201cResearch progress and prospect of Volterra series theory,\u201d Chin. Sci. Bull., vol.60, no.20, pp.1874-1888, 2015. DOI: 10.1360\/n972014-01056 10.1360\/n972014-01056","DOI":"10.1360\/N972014-01056"},{"key":"18","unstructured":"[18] X.H. Liu, Nonlinear Circuit Theory, China Machine Press, 2009."}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E105.A\/6\/E105.A_2021EAP1047\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,4]],"date-time":"2022-06-04T03:25:33Z","timestamp":1654313133000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E105.A\/6\/E105.A_2021EAP1047\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,1]]},"references-count":18,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2021eap1047","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6,1]]},"article-number":"2021EAP1047"}}