{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T15:28:28Z","timestamp":1773761308426,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2022,11,1]]},"DOI":"10.1587\/transfun.2021kep0006","type":"journal-article","created":{"date-parts":[[2022,5,12]],"date-time":"2022-05-12T22:11:36Z","timestamp":1652393496000},"page":"1443-1449","source":"Crossref","is-referenced-by-count":3,"title":["A 16\/32Gbps Dual-Mode SerDes Transmitter with Linearity Enhanced SST Driver"],"prefix":"10.1587","volume":"E105.A","author":[{"given":"Li","family":"DING","sequence":"first","affiliation":[{"name":"Center for Analog\/RF Integrated Circuits (CARFIC), Department of Micro\/Nano Electronics, Shanghai Jiao Tong University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jing","family":"JIN","sequence":"additional","affiliation":[{"name":"Center for Analog\/RF Integrated Circuits (CARFIC), Department of Micro\/Nano Electronics, Shanghai Jiao Tong University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianjun","family":"ZHOU","sequence":"additional","affiliation":[{"name":"Center for Analog\/RF Integrated Circuits (CARFIC), Department of Micro\/Nano Electronics, Shanghai Jiao Tong University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] M. Choi, Z. Wang, K. Lee, K. Park, Z. Liu, A. Biswas, J. Han, and E. Alon, \u201cAn output-bandwidth-optimized 200Gb\/s PAM-4 100Gb\/s NRZ transmitter with 5-Tap FFE in 28nm CMOS,\u201d ISSCC Dig. Tech. Papers, pp.128-130, 2021 (DOI: 10.1109\/ISSCC42613.2021.9366012). 10.1109\/isscc42613.2021.9366012","DOI":"10.1109\/ISSCC42613.2021.9366012"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] Q. Pan, L. Wang, X. Luo, and C.P. Yue, \u201cA low-power PAM4 receiver with an adaptive variable-gain rectifier-based decoder,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst.,vol.28, no.10, pp.2099-2108, 2020 (DOI:10.1109\/TVLSI.2020.3008199). 10.1109\/tvlsi.2020.3008199","DOI":"10.1109\/TVLSI.2020.3008199"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] D. Kwon, M. Kim, S.-G. Kim, and W.-Y. Choi, \u201cA low-power 40-Gb\/s pre-emphasis PAM-4 transmitter with toggling serializers,\u201d IEEE Circuits Syst. II, Exp. Briefs, vol.67, no.3, pp.430-434, 2020 (DOI: 10.1109\/TCSII.2019.2922040). 10.1109\/tcsii.2019.2922040","DOI":"10.1109\/TCSII.2019.2922040"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] E. Groen, C. Boecker, M. Hossain, R. Vu, S. Vamvakos, H. Lin, S. Li, M. Van Ierssel, P. Choudhary, N. Wang, M. Shibata, M.H. Taghavi, N. Nguyen, and S. Desai, \u201cA 10-to-112Gb\/s DSP-DAC-based transmitter with 1.2Vppd output swing in 7nm FinFET,\u201d ISSCC Dig. Tech. Papers, pp.120-122, 2020 (DOI: 10.1109\/ISSCC19947.2020.9063130). 10.1109\/isscc19947.2020.9063130","DOI":"10.1109\/ISSCC19947.2020.9063130"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] Y. Krupnik, Y. Perelman, I. Levin, Y. Sanhedrai, R. Eitan, A. Khairi, Y. Shifman, Y. Landau, U. Virobnik, N. Dolev, A. Meisler, and A. Cohen, \u201c112-Gb\/s PAM4 ADC-based SERDES receiver with resonant AFE for long-reach channels,\u201d IEEE J. Solid-State Circuits, vol.55, no.4, pp.1077-1085, 2020 (DOI: 10.1109\/JSSC.2019.2959511). 10.1109\/jssc.2019.2959511","DOI":"10.1109\/JSSC.2019.2959511"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] P.W. de Abreu Farias Neto, K. Hearne, I. Chlis, D. Carey, R. Casey, B. Griffin, F.S.F.N. Ngankem, J. Hudner, K. Geary, M. Erett, A. Laraba, H. Eachempatti, J.W. Kim, H. Zhang, S. Asuncion, and Y. Frans, \u201cA 112-134-Gb\/s PAM4 receiver using a 36-way dual-comparator TI-SAR ADC in 7-nm FinFET,\u201d IEEE Solid-State Circuits Lett., vol.3, pp.138-141, 2020 (DOI: 10.1109\/LSSC.2020.3007580). 10.1109\/lssc.2020.3007580","DOI":"10.1109\/LSSC.2020.3007580"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] Y. Frans, J. Shin, L. Zhou, P. Upadhyaya, J. Im, V. Kireev, M. Elzeftawi, H. Hedayati, T. Pham, S. Asuncion, C. Borrelli, G. Zhang, H. Zhang, and K. Chang, \u201cA 56-Gb\/s PAM4 wireline transceiver using a 32-way time-interleaved SAR ADC in 16-nm FinFET,\u201d IEEE J. Solid-State Circuits, vol.52, no.4, pp.1101-1110, 2017 (DOI: 10.1109\/JSSC.2016.2632300). 10.1109\/jssc.2016.2632300","DOI":"10.1109\/JSSC.2016.2632300"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] X. Zheng, C. Zhang, F. Lv, F. Zhao, S. Yue, Z. Wang, F. Li, H. Jiang, and Z. Wang, \u201cA 4-40Gb\/s PAM4 transmitter with output linearity optimization in 65nm CMOS,\u201d IEEE Integrated Circuits Conference (CICC), pp.1-4, 2017 (DOI: 10.1109\/CICC.2017.7993640). 10.1109\/cicc.2017.7993640","DOI":"10.1109\/CICC.2017.7993640"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] T. Wang, M. Zhou, J. Liu, Z. Wang, J. Mo, H. Chen, and F. Yu, \u201cA highly linear 10Gb\/s MOS current mode logic driver with large output voltage swing based on an active inductor,\u201d IEICE Electron. Express, vol.17, no.11, 20200160, 2020 (DOI: 10.1587\/elex.17.20200160). 10.1587\/elex.17.20200160","DOI":"10.1587\/elex.17.20200160"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] M. Kim, D.-H. Kwon, D.-W. Rho, and W.-Y. Choi, \u201cA low-power 28-Gb\/s PAM-4MZM driver with level pre-distortion,\u201d IEEE Circuits Syst. II, Exp. Briefs, vol.68, no.3, pp.908-912, 2021 (DOI: 10.1109\/TCSII.2020.3020128). 10.1109\/tcsii.2020.3020128","DOI":"10.1109\/TCSII.2020.3020128"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] H. Do, J. Hwang, H.-S. Choi, and D.-K. Jeong, \u201cA 48Gb\/s PAM-4 transmitter with 3-Tap FFE based on double-shielded coplanar waveguide in 65-nm CMOS,\u201d IEEE Circuits Syst. II, Exp. Briefs, vol.67, no.9, pp.1569-1573, 2020 (DOI: 10.1109\/TCSII.2020.2998276). 10.1109\/tcsii.2020.2998276","DOI":"10.1109\/TCSII.2020.2998276"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] S. Nakano, M. Nagatani, M. Nogawa, Y. Kawamura, K. Kikuchi, K. Tsuzuki, and H. Nosaka, \u201cA 2.25-mW\/Gb\/s 80-Gb\/s-PAM4 linear driver with a single supply using stacked current-mode architecture in 65-nm CMOS,\u201d IEEE Computer Society Annual Symposium on VLSI, pp.322-323, 2017 (DOI: 10.23919\/VLSIC.2017.8008525). 10.23919\/vlsic.2017.8008525","DOI":"10.23919\/VLSIC.2017.8008525"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] K. Zheng, Y. Frans, S.L. Ambatipudi, S. Asuncion, H.T. Reddy, K. Chang, and B. Murmann, \u201cAn inverter-based analog front-end for a 56-Gb\/s PAM-4 wireline transceiver in 16-nm CMOS,\u201d IEEE Solid-State Circuits Lett., vol.1, no.12, pp.249-252, 2018 (DOI: 10.1109\/LSSC.2019.2894933). 10.1109\/lssc.2019.2894933","DOI":"10.1109\/LSSC.2019.2894933"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] M. Pisati, A. Minuti, G. Bollati, F. Giunco, R.G. Massolini, G. Cesura, F. De Bernardinis, P. Pascale, C. Nani, N. Ghittori, E. Pozzati, M. Sosio, M. Garampazzi, and A. Milani, \u201cA 243-mW 1.25-56-Gb\/s continuous range PAM-4 42.5-dB IL ADC\/DAC-based transceiver in 7-nm FinFET,\u201d IEEE J. Solid-State Circuits, vol.55, no.1, pp.6-18, 2020 (DOI: 10.1109\/JSSC.2019.2936307). 10.1109\/jssc.2019.2936307","DOI":"10.1109\/JSSC.2019.2936307"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] H. Ghafarian and F. Gerfers, \u201cA digital calibration technique canceling non-linear switch and package impedance effects of a 1.6GS\/s TX-DAC in 28nm CMOS,\u201d IEEE International Symposium on Circuits and Systems (ISCAS), pp.1-4, 2017 (DOI: 10.1109\/ISCAS.2017.8050689). 10.1109\/iscas.2017.8050689","DOI":"10.1109\/ISCAS.2017.8050689"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] N. Lotfi and F. Gerfers, \u201cAn UWB 18.5GS\/s sampling front-end for a 74GS\/s 5-bit ADC in 22nm FDSOI,\u201d IEEE International New Circuits and Systems Conference (NEWCAS) pp.1-4, 2019 (DOI: 10.1109\/NEWCAS44328.2019.8961290). 10.1109\/newcas44328.2019.8961290","DOI":"10.1109\/NEWCAS44328.2019.8961290"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] H. Ghafarian, S. Shivapakash, S. Mortazavi, P. Scholz, N. Lotfi, and F. Gerfers, \u201cA 9-bit, 45mW, 0.05mm<sup>2<\/sup> source-series-terminated DAC driver with echo canceller in 22-nm CMOS for in-vehicle communication,\u201d IEEE Solid-State Circuits Lett., vol.4, pp.10-13, 2012 (DOI: 10.1109\/LSSC.2020.3048752). 10.1109\/lssc.2020.3048752","DOI":"10.1109\/LSSC.2020.3048752"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] H. Ghafarian and F. Gerfers, \u201cAnalysis and compensation technique canceling non-linear switch and package impedance effects of a 3.2GS\/s TX-DAC,\u201d IEEE International Midwest Symposium on Circuits and Systems pp.1172-1175, 2017 (DOI: 10.1109\/MWSCAS.2017.8053137). 10.1109\/mwscas.2017.8053137","DOI":"10.1109\/MWSCAS.2017.8053137"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] E. Wittenhagen, M. Runge, N. Lotfi, H. Ghafarian, Y. Tian, and F. Gerfers, \u201cAdvanced mixed signal concepts exploiting the strong body-bias effect in CMOS 22FDX<sup>\u00ae<\/sup>,\u201d IEEE Circuits Syst. I, Reg. Papers, vol.68, no.1, pp.57-66, 2021 (DOI: 10.1109\/TCSI.2020. 3023077). 10.1109\/tcsi.2020.3023077","DOI":"10.1109\/TCSI.2020.3023077"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] H. Ordouei, H. Ghafarian, and F. Gerfers, \u201cAnalysis of package impedance effects on the linearity of source series terminated DACs,\u201d IEEE International Midwest Symposium on Circuits and Systems, pp.250-253, 2018 (DOI: 10.1109\/MWSCAS.2018. 8623920). 10.1109\/mwscas.2018.8623920","DOI":"10.1109\/MWSCAS.2018.8623920"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] X. Bai, J. Zhao, S. Zuo, and Y. Zhou, \u201cA 1.89mW\/Gbps SST transmitter with three-tap FFE and impedance calibration,\u201d IEICE Electron. Express, vol.16, no.15, 20190356 (DOI: 10.1587\/elex.16. 20190356). 10.1587\/elex.16.20190356","DOI":"10.1587\/elex.16.20190356"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] H. Tang, L. Ding, J. Jin, and J. Zhou, \u201cA 28Gb\/s 2-Tap FFE source-series-terminated transmitter in 22nm CMOS FDSOI,\u201d IEEE International Symposium on Circuits and Systems (ISCAS) pp.1-4, 2018 (DOI: 10.1109\/ISCAS.2018.8351724). 10.1109\/iscas.2018.8351724","DOI":"10.1109\/ISCAS.2018.8351724"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] M. Bassi, F. Radice, M. Bruccoleri, S. Erba, and A. Mazzanti, \u201cA high-swing 45Gb\/s hybrid voltage and current-mode PAM-4 transmitter in 28nm CMOS FDSOI,\u201d IEEE J. Solid-State Circuits, vol.51, no.11, pp.2702-2715, 2016 (DOI: 10.1109\/JSSC.2016.2598223). 10.1109\/jssc.2016.2598223","DOI":"10.1109\/JSSC.2016.2598223"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] C. Fan, W.-H. Yu, P.-I. Mak, and R.P. Martins, \u201cA 40-Gb\/s PAM-4 transmitter using a 0.16-pJ\/bit SST-CML-hybrid (SCH) output driver and a hybrid-path 3-Tap FFE scheme in 28-nm CMOS,\u201d IEEE Circuits Syst. I, Reg. Papers, vol.66, no.12, pp.4850-4861, 2019 (DOI: 10.1109\/TCSI.2019.2936226). 10.1109\/tcsi.2019.2936226","DOI":"10.1109\/TCSI.2019.2936226"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] K. Tan, P.-C. Chiang, Y. Wang, H. Zhao, A. Roldan, H. Zhao, N. Narang, S.W. Lim, D. Carey, S.L.C. Ambatipudi, P. Upadhyaya, Y. Frans, and K. Chang, \u201cA 112-GB\/S PAM4 transmitter in 16NM FinFET,\u201d IEEE Computer Society Annual Symposium on VLSI, pp.45-46, 2018 (DOI: 10.1109\/VLSIC.2018.8502273). 10.1109\/vlsic.2018.8502273","DOI":"10.1109\/VLSIC.2018.8502273"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] J.-E. Park, Y. Kim, S. Kim, G. Kim, and D.-K. Jeong, \u201c20-Gb\/s 3.6-VPP-swing source-series-terminated driver with 2-Tap FFE in 65-nm CMOS,\u201d IEEE International Symposium on Circuits and Systems (ISCAS), pp.2864-2867, 2015 (DOI: 10.1109\/ISCAS.2015. 7169284). 10.1109\/iscas.2015.7169284","DOI":"10.1109\/ISCAS.2015.7169284"},{"key":"27","unstructured":"[27] Optical Internetworking Forum (OIF), \u201cCEI-56G-LR-PAM4 long reach implementation agreement draft text,\u201d Opt. Internetworking Forum Contrib., Technical Report, 2014.380.03, June 2016."},{"key":"28","unstructured":"[28] \u201cPCI-SIG<sup>\u00ae<\/sup> Fast Tracks Evolution to 64GT\/s with PCI Express 6.0 Architecture,\u201d Business Wire, June 2020."},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] A. Roshan-Zamir, O. Elhadidy, H.-W. Yang, and S. Palermo, \u201cA reconfigurable 16\/32Gb\/s dual-mode NRZ\/PAM4 SerDes in 65-nm CMOS,\u201d IEEE J. Solid-State Circuits, vol.52, no.9, pp.2430-2447, 2017 (DOI: 10.1109\/JSSC.2017.2705070). 10.1109\/jssc.2017.2705070","DOI":"10.1109\/JSSC.2017.2705070"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] C. Hyun, H. Ko, J. Chae, H. Park, and S. Kim, \u201cA 20Gb\/s dual-mode PAM4\/NRZ single-ended transmitter with RLM compensation,\u201d 2019 IEEE International Symposium on Circuits and Systems (ISCAS), pp.1-4, 2019 (DOI: 10.1109\/ISCAS.2019.8702456). 10.1109\/iscas.2019.8702456","DOI":"10.1109\/ISCAS.2019.8702456"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E105.A\/11\/E105.A_2021KEP0006\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,5]],"date-time":"2022-11-05T03:14:48Z","timestamp":1667618088000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E105.A\/11\/E105.A_2021KEP0006\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11,1]]},"references-count":30,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2021kep0006","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,11,1]]},"article-number":"2021KEP0006"}}