{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T11:09:04Z","timestamp":1648897744837},"reference-count":28,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2022,3,1]]},"DOI":"10.1587\/transfun.2021vlp0007","type":"journal-article","created":{"date-parts":[[2021,9,5]],"date-time":"2021-09-05T22:07:27Z","timestamp":1630879647000},"page":"518-529","source":"Crossref","is-referenced-by-count":0,"title":["Approximate Minimum Energy Point Tracking and Task Scheduling for Energy-Efficient Real-Time Computing"],"prefix":"10.1587","volume":"E105.A","author":[{"given":"Takumi","family":"KOMORI","sequence":"first","affiliation":[{"name":"School of Informatics, Nagoya University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yutaka","family":"MASUDA","sequence":"additional","affiliation":[{"name":"Graduate School of Informatics, Nagoya University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"SHIOMI","sequence":"additional","affiliation":[{"name":"Graduate School of Informatics, Kyoto University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tohru","family":"ISHIHARA","sequence":"additional","affiliation":[{"name":"Graduate School of Informatics, Nagoya University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] T. Komori, Y. Masuda, J. Shiomi, and T. Ishihara, \u201cIntegration of minimum energy point tracking and soft real-time scheduling for edge computing,\u201d 22nd International Symposium on Quality Electronic Design, ISQED, '21, April 2021. 10.1109\/isqed51717.2021.9424343","DOI":"10.1109\/ISQED51717.2021.9424343"},{"key":"2","unstructured":"[2] F. Yao, A. Demers, and S. Shenker, \u201cA scheduling model for reduced CPU energy,\u201d Proc. 36th Annual Symposium on Foundations of Computer Science, FOCS'95, USA, pp.374-381, IEEE Computer Society, 1995. 10.1109\/sfcs.1995.492493"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] T. Pering, T. Burd, and R. Brodersen, \u201cVoltage scheduling in the IpARM microprocessor system,\u201d Proc. 2000 International Symposium on Low Power Electronics and Design, ISLPED'00, New York, NY, USA, pp.96-101, Association for Computing Machinery, 2000. 10.1145\/344166.344530","DOI":"10.1145\/344166.344530"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] R. Jejurikar, C. Pereira, and R. Gupta, \u201cLeakage aware dynamic voltage scaling for real-time embedded systems,\u201d Proc. 41st Annual Design Automation Conference, DAC'04, New York, NY, USA, pp.275-280, Association for Computing Machinery, 2004. 10.1145\/996566.996650","DOI":"10.1145\/996566.996650"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] T.D. Burd, T.A. Pering, A.J. Stratakos, and R.W. Brodersen, \u201cA dynamic voltage scaled microprocessor system,\u201d IEEE J. Solid-State Circuits, vol.35, no.11, pp.1571-1580, 2000. 10.1109\/4.881202","DOI":"10.1109\/4.881202"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] W. Yuan and K. Nahrstedt, \u201cIntegration of dynamic voltage scaling and soft real-time scheduling for open mobile systems,\u201d Proc. 12th International Workshop on Network and Operating Systems Support for Digital Audio and Video, NOSSDAV'02, New York, NY, USA, pp.105-114, Association for Computing Machinery, 2002. 10.1145\/507670.507685","DOI":"10.1145\/507670.507685"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] S. Li and F. Broekaert, \u201cLow-power scheduling with DVFS for common RTOS on multicore platforms,\u201d SIGBED Rev., vol.11, no.1, pp.32-37, Feb. 2014. 10.1145\/2597457.2597461","DOI":"10.1145\/2597457.2597461"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] P. Pillai and K.G. Shin, \u201cReal-time dynamic voltage scaling for low-power embedded operating systems,\u201d SIGOPS Oper. Syst. Rev., vol.35, no.5, pp.89-102, Oct. 2001. 10.1145\/502059.502044","DOI":"10.1145\/502059.502044"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] K. Nose and T. Sakurai, \u201cOptimization of VDD and VTH for low-power and high speed applications,\u201d Proc. 2000 Asia and South Pacific Design Automation Conference, ASP-DAC'00, New York, NY, USA, pp.469-474, Association for Computing Machinery, 2000. 10.1145\/368434.368755","DOI":"10.1145\/368434.368755"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] S. Martin, K. Flautner, T. Mudge, and D. Blaauw, \u201cCombined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads,\u201d International Conference on Computer Aided Design (ICCAD), pp.721-725, 2002. 10.1109\/iccad.2002.1167611","DOI":"10.1145\/774572.774678"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] D. Markovic, V. Stojanovic, B. Nikolic, M.A. Horowitz, and R.W. Brodersen, \u201cMethods for true energy-performance optimization,\u201d IEEE J. Solid-State Circuits, vol.39, no.8, pp.1282-1293, 2004. 10.1109\/jssc.2004.831796","DOI":"10.1109\/JSSC.2004.831796"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] A. Basu, S.C. Lin, V. Wason, A. Mehrotrat, and K. Banerjee, \u201cSimultaneous optimization of supply and threshold voltages for low-power and high-performance circuits in the leakage dominant era,\u201d 41st Design Automation Conference, pp.884-887, 2004. 10.1145\/996566.996801","DOI":"10.1145\/996566.996801"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] L. Yan, J. Luo, and N. Jha, \u201cJoint dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.24, no.7, pp.1030-1041, 2005. 10.1109\/tcad.2005.850895","DOI":"10.1109\/TCAD.2005.850895"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] B. Calhoun, A. Wang, and A. Chandrakasan, \u201cModeling and sizing for minimum energy operation in subthreshold circuits,\u201d IEEE J. Solid-State Circuits, vol.40, no.9, pp.1778-1786, 2005. 10.1109\/jssc.2005.852162","DOI":"10.1109\/JSSC.2005.852162"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] M. Nomura, Y. Ikenaga, K. Takeda, Y. Nakazawa, Y. Aimoto, and Y. Hagihara, \u201cDelay and power monitoring schemes for minimizing power consumption by means of supply and threshold voltage control in active and standby modes,\u201d IEEE J. Solid-State Circuits, vol.41, no.4, pp.805-814, 2006. 10.1109\/jssc.2006.870796","DOI":"10.1109\/JSSC.2006.870796"},{"key":"16","unstructured":"[16] N. Min Allah, Y.J. Wang, J.S. Xing, M. Nisar, and A.R. Kazmi, \u201cTowards dynamic voltage scaling in real-time systems-A Survey,\u201d IJCSES International Journal of Computer Sciences and Engineering Systems, vol.1, 2007."},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] K. Bhatti, C. Belleudy, and M. Auguin, \u201cPower management in real time embedded systems through online and adaptive interplay of DPM and DVFS policies,\u201d 2010 IEEE\/IFIP International Conference on Embedded and Ubiquitous Computing, pp.184-191, 2010. 10.1109\/euc.2010.35","DOI":"10.1109\/EUC.2010.35"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] M.K. Bhatti, C. Belleudy, and M. Auguin, \u201cAn inter-task real time DVFS scheme for multiprocessor embedded systems,\u201d 2010 Conference on Design and Architectures for Signal and Image Processing (DASIP), pp.136-143, 2010. 10.1109\/dasip.2010.5706257","DOI":"10.1109\/DASIP.2010.5706257"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] S. Hokimoto, T. Ishihara, and H. Onodera, \u201cMinimum energy point tracking using combined dynamic voltage scaling and adaptive body biasing,\u201d 2016 29th IEEE International System-on-Chip Conference, SOCC'16, pp.1-6, 2016. 10.1109\/socc.2016.7905420","DOI":"10.1109\/SOCC.2016.7905420"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] J. Shiomi, T. Ishihara, and H. Onodera, \u201cA necessary and sufficient condition of supply and threshold voltages in CMOS circuits for minimum energy point operation,\u201d IEICE Trans. Fundamentals, vol.E100-A, no.12, pp.2764-2775, Dec. 2017. 10.1587\/transfun.e100.a.2764","DOI":"10.1587\/transfun.E100.A.2764"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] J. Shiomi, S. Hokimoto, T. Ishihara, and H. Onodera, \u201cMinimum energy point tracking with all-digital on-chip sensors,\u201d Journal of Low Power Electronics, vol.14, no.2, pp.227-235, 2018. 10.1166\/jolpe.2018.1561","DOI":"10.1166\/jolpe.2018.1561"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] J. Lee, Y. Zhang, Q. Dong, W. Lim, M. Saligane, Y. Kim, S. Jeong, J. Lim, M. Yasuda, S. Miyoshi, M. Kawaminami, D. Blaauw, and D. Sylvester, \u201cA self-tuning IoT processor using leakage-ratio measurement for energy-optimal operation,\u201d IEEE J. Solid-State Circuits, vol.55, no.1, pp.87-97, 2020. 10.1109\/jssc.2019.2939890","DOI":"10.1109\/JSSC.2019.2939890"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] P. Haririan, \u201cDVFS and its architectural simulation models for improving energy efficiency of complex embedded systems in early design phase,\u201d Computers, vol.9, no.1, 2020. 10.3390\/computers9010002","DOI":"10.3390\/computers9010002"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] T. Ishihara, \u201cA multi-performance processor for reducing the energy consumption of real-time embedded systems,\u201d IEICE Trans. Fundamentals, vol.E93-A, no.12, pp.2533-2541, Dec. 2010. 10.1587\/transfun.e93.a.2533","DOI":"10.1587\/transfun.E93.A.2533"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] K. Kiyawat, Y. Masuda, J. Shiomi, and T. Ishihara, \u201cReal-time minimum energy point tracking using a predetermined optimal voltage setting strategy,\u201d 2020 IEEE Computer Society Annual Symposium on VLSI, ISVLSI'20, pp.415-421, 2020. 10.1109\/isvlsi49217.2020.00082","DOI":"10.1109\/ISVLSI49217.2020.00082"},{"key":"26","unstructured":"[26] N. Weste and D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective, 4th ed., Addison-Wesley Publishing Company, USA, 2010."},{"key":"27","unstructured":"[27] \u201cTOPPERS: Toyohashi OPen Platform for Embedded Real-Time Systems.\u201d https:\/\/www.toppers.jp"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] A.K.M.M. Islam, J. Shiomi, T. Ishihara, and H. Onodera, \u201cWide-supply-range all-digital leakage variation sensor for on-chip process and temperature monitoring,\u201d IEEE J. Solid-State Circuits, vol.50, no.11, pp.2475-2490, 2015. 10.1109\/jssc.2015.2461598","DOI":"10.1109\/JSSC.2015.2461598"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E105.A\/3\/E105.A_2021VLP0007\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,3,5]],"date-time":"2022-03-05T03:23:07Z","timestamp":1646450587000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E105.A\/3\/E105.A_2021VLP0007\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3,1]]},"references-count":28,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2021vlp0007","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,3,1]]},"article-number":"2021VLP0007"}}