{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T14:40:48Z","timestamp":1725806448956},"reference-count":34,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2022,3,1]]},"DOI":"10.1587\/transfun.2021vlp0017","type":"journal-article","created":{"date-parts":[[2021,9,16]],"date-time":"2021-09-16T22:09:30Z","timestamp":1631830170000},"page":"437-447","source":"Crossref","is-referenced-by-count":0,"title":["An Overflow\/Underflow-Free Fixed-Point Bit-Width Optimization Method for OS-ELM Digital Circuit"],"prefix":"10.1587","volume":"E105.A","author":[{"given":"Mineto","family":"TSUKADA","sequence":"first","affiliation":[{"name":"Graduate School of Science and Technology, Keio University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroki","family":"MATSUTANI","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Technology, Keio University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] M. Tsukada, M. Kondo, and H. Matsutani, \u201cA neural network-based on-device learning anomaly detector for edge devices,\u201d IEEE Trans. Comput., vol.69, no.7, pp.1027-1044, July 2020. 10.1109\/tc.2020.2973631","DOI":"10.1109\/TC.2020.2973631"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] N. Liang, G. Huang, P. Saratchandran, and N. Sundararajan, \u201cA fast and accurate online sequential learning algorithm for feedforward networks,\u201d IEEE Trans. Neural Netw., vol.17, no.6, pp.1411-1423, Nov. 2006. 10.1109\/tnn.2006.880583","DOI":"10.1109\/TNN.2006.880583"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] M. Tsukada, M. Kondo, and H. Matsutani, \u201cOS-ELM-FPGA: An FPGA-based online sequential unsupervised anomaly detector,\u201d Proc. International European Conference on Parallel and Distributed Computing Workshops, pp.518-529, Aug. 2018.","DOI":"10.1007\/978-3-030-10549-5_41"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] J. Villora, A. Mu\u00f1oz, M. Mompean, J. Aviles, and J. Martinez, \u201cMoving learning machine towards fast real-time applications: A high-speed FPGA-based implementation of the OS-ELM training algorithm,\u201d Electronics, vol.7, no.11, pp.1-23, Nov. 2018. 10.3390\/electronics7110308","DOI":"10.3390\/electronics7110308"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] A. Safaei, Q. Wu, T. Akilan, and Y. Yang, \u201cSystem-on-a-chip (SoC)-based hardware acceleration for an online sequential extreme learning machine (OS-ELM),\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.38, no.11, pp.2127-2138, 2019. 10.1109\/tcad.2018.2878162","DOI":"10.1109\/TCAD.2018.2878162"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] D. Lee, A. Gaffer, R. Cheung, O. Mencer, W. Luk, and G. Constantinides, \u201cAccuracy-guaranteed bit-width optimization,\u201d IEEE Trans. Comput.-Aided Design. Integr. Circuits Syst., vol.25, no.10, pp.1990-2000, Oct. 2006. 10.1109\/tcad.2006.873887","DOI":"10.1109\/TCAD.2006.873887"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] A. Kinsman and N. Nicolici, \u201cBit-width allocation for hardware accelerators for scientific computing using SAT-modulo theory,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.29, no.3, pp.405-413, March 2010. 10.1109\/tcad.2010.2041839","DOI":"10.1109\/TCAD.2010.2041839"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] D. Boland and G. Constantinides, \u201cBounding variable values and round-off effects using Handelman representations,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.30, no.11, pp.1691-1704, Nov. 2011. 10.1109\/tcad.2011.2161307","DOI":"10.1109\/TCAD.2011.2161307"},{"key":"9","unstructured":"[9] J. Stolfi and L. Figueiredo, \u201cSelf-validated numerical methods and applications,\u201d Brazilian Mathematics Colloquium monographs, July 1997."},{"key":"10","unstructured":"[10] G. Huang, Q. Zhu, and C. Siew, \u201cExtreme learning machine: A new learning scheme of feedforward neural networks,\u201d Proc. International Joint Conference on Neural Networks, pp.985-990, July 2004. 10.1109\/ijcnn.2004.1380068"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] D. Menard, G. Caffarena, J. Antonio, A. Lopez, D. Novo, and O. Sentieys, \u201cFixed-point refinement of digital signal processing systems,\u201d pp.1-37, The Institution of Engineering and Technology, May 2019. 10.1049\/pbcs040e_ch8","DOI":"10.1049\/PBCS040E_ch8"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] R. Cmar, L. Rijnders, P. Schaumont, S. Vernalde, and I. Bolsens, \u201cA methodology and design environment for DSP ASIC fixed point refinement,\u201d Design, Automation and Test in Europe Conference and Exhibition, pp.271-276, March 1999. 10.1109\/date.1999.761133","DOI":"10.1145\/307418.307503"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] A. Gaffar, O. Mencer, and W. Luk, \u201cUnifying bit-width optimisation for fixed-point and floating-point designs,\u201d The Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pp.79-88, April 2004. 10.1109\/fccm.2004.59","DOI":"10.1109\/FCCM.2004.59"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] H. Keding, M. Willems, and H. Meyr, \u201cFRIDGE: A fixed-point design and simulation environment,\u201d Design, Automation and Test in Europe Conference and Exhibition, pp.429-435, Feb. 1998. 10.1109\/date.1998.655893","DOI":"10.1109\/DATE.1998.655893"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] C. Shi and R. Brodersen, \u201cAutomated fixed-point data-type optimization tool for signal processing and communication systems,\u201d Design Automation Conference, pp.478-483, July 2004. 10.1145\/996566.996700","DOI":"10.1145\/996566.996700"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] J. Cong, K. Gururaj, B. Liu, C. Liu, Z. Zhang, S. Zhou, and Y. Zou, \u201cEvaluation of static analysis techniques for fixed-point precision optimization,\u201d Proc. IEEE Symposium on Field Programmable Custom Computing Machines, pp.231-234, April 2009. 10.1109\/fccm.2009.35","DOI":"10.1109\/FCCM.2009.35"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] S. Vakili, J. Langlois, and G. Bois, \u201cEnhanced precision analysis for accuracy-aware bit-width optimization using affine arithmetic,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.32, no.12, pp.1853-1865, Dec. 2013. 10.1109\/tcad.2013.2277978","DOI":"10.1109\/TCAD.2013.2277978"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] R. Moore, \u201cInterval analysis,\u201d Science, vol.158, no.3799, pp.365-365, Oct. 1967. 10.1126\/science.158.3799.365","DOI":"10.1126\/science.158.3799.365"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] C. Fang, R. Rutenbar, and T. Chen, \u201cFast, accurate static analysis for fixed-point finite-precision effects in DSP designs,\u201d Proc. International Conference on Computer Aided Design, pp.1-8, Nov 2003. 10.1109\/iccad.2003.159701","DOI":"10.1109\/ICCAD.2003.159701"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] Y. Pu and Y. Ha, \u201cAn automated, efficient and static bit-width optimization methodology towards maximum bit-width-to-error tradeoff with affine arithmetic model,\u201d Proc. Asia and South Pacific Conference on Design Automation, pp.886-891, Jan. 2006. 10.1109\/aspdac.2006.1594798","DOI":"10.1145\/1118299.1118500"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] S. Wang and X. Qing, \u201cA mixed interval arithmetic\/affine arithmetic approach for robust design optimization with interval uncertainty,\u201d J. Mechanical Design, vol.138, no.4, pp.041403-1-041403-10, April 2016. 10.1115\/1.4032630","DOI":"10.1115\/1.4032630"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] R. Bellal, E. Lamini, H. Belbachir, S. Tagzout, and A. Belouchrani, \u201cImproved affine arithmetic-based precision analysis for polynomial function evaluation,\u201d IEEE Trans. Comput., vol.68, no.5, pp.702-712, May 2019. 10.1109\/tc.2018.2882537","DOI":"10.1109\/TC.2018.2882537"},{"key":"23","unstructured":"[23] E. Alpaydin and C. Kaynak, \u201cOptical recognition of handwritten digits data Set,\u201d https:\/\/archive.ics.uci.edu\/ml\/datasets\/Optical+Recognition+of+Handwritten+Digits, 1998."},{"key":"24","unstructured":"[24] R. Fisher, \u201cIris data set,\u201d http:\/\/archive.ics.uci.edu\/ml\/datasets\/Iris\/, 1936."},{"key":"25","unstructured":"[25] D. Slate, \u201cLetter recognition data set,\u201d https:\/\/archive.ics.uci.edu\/ml\/datasets\/Letter+Recognition, 1890."},{"key":"26","unstructured":"[26] I. Yeh, \u201cDefault of credit card,\u201d https:\/\/archive.ics.uci.edu\/ml\/datasets\/default+of+credit+card+clients, 2016."},{"key":"27","unstructured":"[27] M. Bator, \u201cSensorless drive diagnosis,\u201d https:\/\/archive.ics.uci.edu\/ml\/datasets\/dataset+for+sensorless+drive+diagnosis, 2015."},{"key":"28","unstructured":"[28] \u201cDigilent PYNQ-Z1,\u201d https:\/\/japan.xilinx.com\/products\/boards-and-kits\/1-hydd4z.html"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] A. Kinsman and N. Nicolici, \u201cAutomated range and precision bit-width allocation for iterative computations,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.30, no.9, pp.1265-1278, Sept. 2011. 10.1109\/tcad.2011.2152840","DOI":"10.1109\/TCAD.2011.2152840"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] J. \u0139opez, C. Carreras, and O. Nieto-Taladriz, \u201cImproved interval-based characterization of fixed-point LTI systems with feedback loops,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.26, no.11, pp.1923-1933, Nov. 2007. 10.1109\/tcad.2007.896306","DOI":"10.1109\/TCAD.2007.896306"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] O. Sarbishei, Y. Pang, and K. Radecka, \u201cAnalysis of range and precision for fixed-point linear arithmetic circuits with feedbacks,\u201d Proc. IEEE International High Level Design Validation and Test Workshop, pp.25-32, June 2010. 10.1109\/hldvt.2010.5496667","DOI":"10.1109\/HLDVT.2010.5496667"},{"key":"32","doi-asserted-by":"publisher","unstructured":"[32] O. Sarbishei, K. Radecka, and Z. Zilic, \u201cAnalytical optimization of bit-widths in fixed-point LTI systems,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.31, no.3, pp.343-355, March 2012. 10.1109\/tcad.2011.2170988","DOI":"10.1109\/TCAD.2011.2170988"},{"key":"33","doi-asserted-by":"crossref","unstructured":"[33] E. Lamini, R. Bellal, H. Belbachir, and A. Belouchrani, \u201cEnhanced bit-width optimization for linear circuits with feedbacks,\u201d Proc. International Design and Test Symposium, pp.168-173, Dec. 2014. 10.1109\/idt.2014.7038607","DOI":"10.1109\/IDT.2014.7038607"},{"key":"34","doi-asserted-by":"crossref","unstructured":"[34] S. Ohno and S. Wang, \u201cOverflow-free realizations for LTI digital filters,\u201d Proc. International Symposium on Intelligent Signal Processing and Communication Systems, pp.1-2, Dec. 2019. 10.1109\/ispacs48206.2019.8986334","DOI":"10.1109\/ISPACS48206.2019.8986334"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E105.A\/3\/E105.A_2021VLP0017\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T13:45:32Z","timestamp":1725803132000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E105.A\/3\/E105.A_2021VLP0017\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3,1]]},"references-count":34,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2021vlp0017","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"type":"print","value":"0916-8508"},{"type":"electronic","value":"1745-1337"}],"subject":[],"published":{"date-parts":[[2022,3,1]]},"article-number":"2021VLP0017"}}