{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,8]],"date-time":"2025-09-08T06:36:17Z","timestamp":1757313377786},"reference-count":19,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2023,3,1]]},"DOI":"10.1587\/transfun.2022cip0015","type":"journal-article","created":{"date-parts":[[2022,9,7]],"date-time":"2022-09-07T22:09:05Z","timestamp":1662588545000},"page":"294-305","source":"Crossref","is-referenced-by-count":4,"title":["Profiling Deep Learning Side-Channel Attacks Using Multi-Label against AES Circuits with RSM Countermeasure"],"prefix":"10.1587","volume":"E106.A","author":[{"given":"Yuta","family":"FUKUDA","sequence":"first","affiliation":[{"name":"Graduate School of Science and Technology, Ritsumeikan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kota","family":"YOSHIDA","sequence":"additional","affiliation":[{"name":"Department of Science and Engineering, Ritsumeikan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hisashi","family":"HASHIMOTO","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Technology, Ritsumeikan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kunihiro","family":"KURODA","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Technology, Ritsumeikan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takeshi","family":"FUJINO","sequence":"additional","affiliation":[{"name":"Department of Science and Engineering, Ritsumeikan University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] P. Kocher, J. Jaffe, and B. Jun, \u201cDifferential power analysis,\u201d Annual International Cryptology Conference, pp.388-397, Springer, 1999. 10.1007\/3-540-48405-1_25","DOI":"10.1007\/3-540-48405-1_25"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] E. Brier, C. Clavier, and F. Olivier, \u201cCorrelation power analysis with a leakage model,\u201d Cryptographic Hardware and Embedded Systems-CHES 2004, M. Joye and J.J. Quisquater, eds., Berlin, Heidelberg, pp.16-29, Springer Berlin Heidelberg, 2004. 10.1007\/978-3-540-28632-5_2","DOI":"10.1007\/978-3-540-28632-5_2"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] S. Chari, J.R. Rao, and P. Rohatgi, \u201cTemplate attacks,\u201d International Workshop on Cryptographic Hardware and Embedded Systems, pp.13-28, Springer, 2002. 10.1007\/3-540-36400-5_3","DOI":"10.1007\/3-540-36400-5_3"},{"key":"4","unstructured":"[4] Riscure, \u201cLowering the bar: Deep learning for side-channel analysis,\u201d [Online], Available: https:\/\/www.riscure.com\/publication\/lowering-bar-deep-learning-side-channel-analysis [last visited at 07.2021]."},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] J. Kim, S. Picek, A. Heuser, S. Bhasin, and A. Hanjalic, \u201cMake some noise. Unleashing the power of convolutional neural networks for profiled side-channel analysis,\u201d IACR Transactions on Cryptographic Hardware and Embedded Systems, vol.2019, no.3, pp.148-179 May 2019. 10.46586\/tches.v2019.i3.148-179","DOI":"10.46586\/tches.v2019.i3.148-179"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] T. Kubota, K. Yoshida, M. Shiozaki, and T. Fujino, \u201cDeep learning side-channel attack against hardware implementations of AES,\u201d Microprocessors and Microsystems, vol.87, p.103383, 2020. 10.1016\/j.micpro.2020.103383","DOI":"10.1016\/j.micpro.2020.103383"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] H. Wang and E. Dubrova, \u201cTandem deep learning side-channel attack against FPGA implementation of AES.,\u201d IACR Cryptol. ePrint Arch., vol.2020, p.373, 2020.","DOI":"10.1109\/iSES50453.2020.00041"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] Y. Fukuda, K. Yoshida, H. Hashimoto, and T. Fujino, \u201cDeep learning side-channel attacks against lightweight SCA countermeasure RSM-AES,\u201d 2021 Asian Hardware Oriented Security and Trust Symposium (AsianHOST), pp.1-6, 2021. 10.1109\/asianhost53231.2021.9699488","DOI":"10.1109\/AsianHOST53231.2021.9699488"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] M. Nassar, Y. Souissi, S. Guilley, and J.L. Danger, \u201cRSM: A small and fast countermeasure for AES, secure against 1st and 2nd-order zero-offset SCAs,\u201d 2012 Design, Automation Test in Europe Conference Exhibition (DATE), pp.1173-1178, 2012. 10.1109\/date.2012.6176671","DOI":"10.1109\/DATE.2012.6176671"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] L. Zhang, X. Xing, J. Fan, Z. Wang, and S. Wang, \u201cMultilabel deep learning-based side-channel attack,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.40, no.6, pp.1207-1216, 2021. 10.1109\/tcad.2020.3033495","DOI":"10.1109\/TCAD.2020.3033495"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] S. Picek, A. Heuser, A. Jovic, S. Bhasin, and F. Regazzoni, \u201cThe curse of class imbalance and conflicting metrics with machine learning for side-channel evaluations,\u201d IACR Transactions on Cryptographic Hardware and Embedded Systems, vol.2019, no.1, pp.1-29, 2019. 10.46586\/tches.v2019.i1.209-237","DOI":"10.46586\/tches.v2019.i1.209-237"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] J. Waddle and D. Wagner, \u201cTowards efficient second-order power analysis,\u201d International Workshop on Cryptographic Hardware and Embedded Systems, pp.1-15, Springer, 2004. 10.1007\/978-3-540-28632-5_1","DOI":"10.1007\/978-3-540-28632-5_1"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] F.X. Standaert, B. Gierlichs, and I. Verbauwhede, \u201cPartition vs. comparison side-channel distinguishers: An empirical evaluation of statistical tests for univariate side-channel attacks against two unprotected cmos devices,\u201d International Conference on Information Security and Cryptology, pp.253-267, Springer, 2008. 10.1007\/978-3-642-00730-9_16","DOI":"10.1007\/978-3-642-00730-9_16"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] L. Batina, B. Gierlichs, E. Prouff, M. Rivain, F.X. Standaert, and N. Veyrat-Charvillon, \u201cMutual information analysis: A comprehensive study,\u201d J. Cryptol., vol.24, no.2, pp.269-291, 2011. 10.1007\/s00145-010-9084-8","DOI":"10.1007\/s00145-010-9084-8"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] A. Moradi, S. Guilley, and A. Heuser, \u201cDetecting hidden leakages,\u201d Applied Cryptography and Network Security, I. Boureanu, P. Owesarski, and S. Vaudenay, eds., Cham, pp.324-342, Springer International Publishing, 2014. 10.1007\/978-3-319-07536-5_20","DOI":"10.1007\/978-3-319-07536-5_20"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] J. Ming, Y. Zhou, W. Cheng, H. Li, G. Yang, and Q. Zhang, \u201cMind the balance: Revealing the vulnerabilities in low entropy masking schemes,\u201d IEEE Trans. Inf Forensics Security, vol.15, pp.3694-3708, 2020. 10.1109\/tifs.2020.2994775","DOI":"10.1109\/TIFS.2020.2994775"},{"key":"17","unstructured":"[17] D. Tsutsumi, T. Nakai, M. Shiozaki, T. Kubota, and T. Fujino, \u201cPower analysis attacks on AES using RSM countermeasure,\u201d RISP International Workshop on Nonlinear Circuits, Communications and Signal Processing, 2015."},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] C. Carlet and S. Guilley, \u201cSide-channel indistinguishability,\u201d Proc. 2nd International Workshop on Hardware and Architectural Support for Security and Privacy, pp.1-8, 2013. 10.1145\/2487726.2487735","DOI":"10.1145\/2487726.2487735"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] L. Masure, C. Dumas, and E. Prouff, \u201cGradient visualization for general characterization in profiling attacks,\u201d Constructive Side-Channel Analysis and Secure Design, I. Polian and M. St\u00f6ttinger, eds., Cham, pp.145-167, Springer International Publishing, 2019. 10.1007\/978-3-030-16350-1_9","DOI":"10.1007\/978-3-030-16350-1_9"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E106.A\/3\/E106.A_2022CIP0015\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,3,4]],"date-time":"2023-03-04T03:18:48Z","timestamp":1677899928000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E106.A\/3\/E106.A_2022CIP0015\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3,1]]},"references-count":19,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2023]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2022cip0015","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,3,1]]},"article-number":"2022CIP0015"}}