{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T03:17:14Z","timestamp":1787023034583,"version":"build-2736575974"},"reference-count":34,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2023,5,1]]},"DOI":"10.1587\/transfun.2022gci0001","type":"journal-article","created":{"date-parts":[[2022,11,24]],"date-time":"2022-11-24T17:37:25Z","timestamp":1669311445000},"page":"817-822","source":"Crossref","is-referenced-by-count":3,"title":["Modulation Configurations of Phase Locked Loops for High-Speed and High-Precision Wired and Wireless Applications"],"prefix":"10.1587","volume":"E106.A","author":[{"given":"Masaru","family":"KOKUBO","sequence":"first","affiliation":[{"name":"Hitachi Ltd."}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] B. Razavi, \u201cDesign of monolithic phase-locked loops and clock recovery circuits \u2014 A tutorial,\u201d in Monolithic Phase-Locked Loops and Clock Recovery Circuits: Theory and Design, B. Razavi, ed., pp.1-39, IEEE Press, New York, 1996. 10.1109\/9780470545331.ch1","DOI":"10.1109\/9780470545331"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] D.B. Talbot, \u201cA review of PLL fundamentals,\u201d in Frequency Acquisition Techniques for Phase Locked Loops, pp.3-15, IEEE, 2012. 10.1002\/9781118383285.ch2","DOI":"10.1002\/9781118383285.ch2"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] M. Kokubo, T. Kawamoto, T. Oshima, T. Noto, M. Suzuki, S. Suzuki, T. Hayasaka, T. Takahashi, and J. Kasai \u201cSpread-spectrum clock generator for serial ATA with multi-bit \u03a3\u0394 modulator-controlled fractional PLL,\u201d IEICE Trans Electron., vol.E89-C, no.11, pp.1682-1688, Nov. 2006. 10.1093\/ietele\/e89-c.11.1682","DOI":"10.1093\/ietele\/e89-c.11.1682"},{"key":"4","unstructured":"[4] S-H. Cho and A.P. Chandrakasan, \u201cA 6.5GHz CMOS FSK modulator for wireless sensor applications,\u201d 2002 Symposium on VLSI Circuits. Digest of Technical Papers, pp.182-185, June 2002. 10.1109\/vlsic.2002.1015079"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] C. Lu, J. Liu, J. Bao, S-L.C. Chen, P. Yue, J. Chen, and C-M. Chien \u201cA multi-mode transmitter supporting BT\/BLE and 802.11b\/g\/n\/ax for IoT applications,\u201d 2021 IEEE 7th World Forum on Internet of Things (WF-IoT), pp.25-28, June 2021. 10.1109\/wf-iot51360.2021.9595148","DOI":"10.1109\/WF-IoT51360.2021.9595148"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] R. Zhou, Y. Zhang, W. Rhee, and Z. Wang, \u201c2.4GHz 20Mb\/s FSK receiver front-end and transmitter modulation PLL design for energy-efficient short-range communication,\u201d 2016 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), pp.291-294, Aug. 2016. 10.1109\/edssc.2016.7785265","DOI":"10.1109\/EDSSC.2016.7785265"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] J. Lee, Y. Baek, I. Eo, and B. Koo, \u201cA Ka-band FMCW PLL synthesizer with 8.5-GHz bandwidth for high-precision high-resolution sub-mmWave radar sensing,\u201d 2021 IEEE International Symposium on Circuits and Systems (ISCAS), pp.1-5, May 2021. 10.1109\/iscas51556.2021.9401082","DOI":"10.1109\/ISCAS51556.2021.9401082"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] W. Deng, Z. Chen, H. Jia, S. Sun, G. Chen, Z. Wang, and B. Chi, \u201cA 11.1-to-14.2GHz self-adapted two-point modulation dual-path type-II digital PLL concurrently achieving 124.7-MHz\/\u03bcs chirp rate and 2.27-GHz bandwidth,\u201d 2021 Symposium on VLSI Circuits, pp.1-2, June 2021. 10.23919\/vlsicircuits52068.2021.9492506","DOI":"10.23919\/VLSICircuits52068.2021.9492506"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] H. Sun, K. Sobue, K. Hamashita, T. Anand, and U. Moon, \u201cA 951-fs<sub>rms<\/sub> period jitter 3.2% modulation range in-band modulation spread-spectrum clock generator,\u201d IEEE J. Solid-State Circuits, vol.55, no.2, pp.426-438, Feb. 2020. 10.1109\/jssc.2019.2952852","DOI":"10.1109\/JSSC.2019.2952852"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] B. Liu, Y. Zhang, J. Qiu, H. Huang, Z. Sun, D. Xu, H. Zhang, Y. Wang, J. Pang, Z. Li, X. Fu, A. Shirane, H. Kurosu, Y. Nakane, S. Masaki, and K. Okada, \u201cA fully-synthesizable fractional-N injection-locked PLL for digital clocking with triangle\/sawtooth spread-spectrum modulation capability in 5-nm CMOS,\u201d IEEE Solid-State Circuits Lett., vol.3, pp.34-37, 2020. 10.1109\/lssc.2020.2967744","DOI":"10.1109\/LSSC.2020.2967744"},{"key":"11","unstructured":"[11] ETSI standards, GERAN (GSM\/EDGE Radio Access Network), \u201cGSM\/EDGE Physical layer on the radio path; General description (Release 4),\u201d Aug. 2016."},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] K. Murota and K. Hirade, \u201cGMSK modulation for digital mobile radio telephony,\u201d IEEE Trans. Commun., vol.COM-29, no.7, pp.1044-1050, July 1981. 10.1109\/tcom.1981.1095089","DOI":"10.1109\/TCOM.1981.1095089"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] J. Sevenhans, A. Vanwelsenaers, J. Wenin, and J. Baro, \u201cAn integrated Si bipolar RF transceiver for a zero IF 900MHz GSM digital mobile radio frontend of a hand portable phone,\u201d Proc. IEEE 1991 Custom Integrated Circuits Conference, pp.7.7\/1-7.7\/4, May 1991. 10.1109\/cicc.1991.164033","DOI":"10.1109\/VLSIC.1991.760082"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] T.D. Stetzler, I.G. Post, J.H. Havens, and M. Koyama, \u201cA 2.7-4.5V single chip GSM transceiver RF integrated circuit,\u201d IEEE J. Solid-State Circuits, vol.30, no.12, pp.1421-1429, Dec. 1995. 10.1109\/4.482189","DOI":"10.1109\/4.482189"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] T. Yamawaki, M. Kokubo, K. Irie, H. Matsui, K. Hori, T. Endou, H. Hagisawa, T. Furuya, Y. Shimizu, M. Katagishi, and J.R. Hildersley, \u201c2.7-V GSM RF transceiver IC,\u201d IEEE J. Solid-State Circuits, vol.32, no.12, pp.2089-2096, Dec. 1997. 10.1109\/4.643666","DOI":"10.1109\/4.643666"},{"key":"16","unstructured":"[16] M. Kokubo, \u201cAn example of system LSI for communications,\u201d Journal of Institute of Electronics, Information and Communication Engineers, vol.81, no.11, pp.1157-1161, Nov. 1998 (in Japanese)."},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] J.-Y. Michel and C. Neron, \u201cA frequency modulated PLL for EMI reduction in embedded application,\u201d IEEE ASIC\/SOC, vol.12, pp.362-365, Sept. 1999. 10.1109\/asic.1999.806535","DOI":"10.1109\/ASIC.1999.806535"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] M. Aoyama, K. Ogasawara, M. Sugawara, T. Ishibashi, T. Ishibashi, S. Shimoyama, K. Yamaguchi, T. Yanagita, and T. Noma, \u201c3-Gb\/s, 5000-ppm spread spectrum SerDes PHY with frequency tracking phase interpolator for serial ATA,\u201d Symp. VLSI Circuits, Digest of Tech. Papers, pp.107-110, June 2003. 10.1109\/vlsic.2003.1221175","DOI":"10.1109\/VLSIC.2003.1221175"},{"key":"19","unstructured":"[19] Serial ATA International Organization, \u201cHigh Speed Serialized AT Attachment,\u201d Rev. 1, Aug. 2001, and Rev. 3.0, June 2009."},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] M. Kokubo, T. Kawamoto, T. Oshima, T. Noto, M. Suzuki, S. Suzuki, T. Hayasaka, T. Takahashi, and J. Kasai, \u201cSpread-spectrum clock generator for serial ATA using fractional PLL controlled by \u03a3\u0394 modulator with level shifter,\u201d ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, vol.1, pp.160-590, Feb. 2005. 10.1109\/isscc.2005.1493918","DOI":"10.1109\/ISSCC.2005.1493918"},{"key":"21","unstructured":"[21] H.-R. Lee, O. Kim, G. Ahn, and D.-K. Jeong, \u201cA low-jitter 5000ppm spread spectrum clock generator for multi-channel SATA transceiver in 0.18mm CMOS,\u201d ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, vol.1, pp.162-590, Feb. 2005. 10.1109\/isscc.2005.1493919"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] Y. Matsuya, K. Uchimura, and A. Iwata, \u201cA 17-bit over-sampling D\/A conversion technology using multi-stage noise shaping,\u201d Symposium 1988 on VLSI Circuits, pp.117-118, June 1988. 10.1109\/vlsic.1988.1037451","DOI":"10.1109\/VLSIC.1988.1037451"},{"key":"23","unstructured":"[23] The Bluetooth Special Interest Group, The Bluetooth Specification, V1.1. or later version."},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] H. Komurasaki, T. Sano, T. Heima, K. Yamamoto, H. Wakada, I. Yasui, M. Ono, T. Miwa, H. Sato, T. Miki, and N. Kato, \u201cA 1.8-V operation RF CMOS transceiver for 2.4-GHz-band GFSK applications,\u201d IEEE J. Solid-State Circuits, vol.38, no.5, pp.817-825, May 2003. 10.1109\/jssc.2003.810063","DOI":"10.1109\/JSSC.2003.810063"},{"key":"25","unstructured":"[25] M. Kokubo, M. Shida, T. Oshima, Y. Shibahara, T. Matsuura, K. Kawai, T. Endo, K. Osaki, H. Sonoda, K. Yamamoto, M. Matsuoka, T. Kobayashi, T. Hemmi, J. Kudoh, H. Miyagawa, H. Utsunomiya, Y. Ezumi, K. Takayasu, J. Suzuki, S. Aizawa, M. Motoki, Y. Abe, T. Kurosawa, and S. Ookawara, \u201cA small-chip-area transceiver IC for Bluetooth featuring a digital channel-selection filter,\u201d IEICE Trans. Electronics, vol.E87-C, no.6, pp.878-887, June 2004."},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] M. Kokubo, T. Oshima, K. Yamamoto, K. Takayasu, Y. Ezumi, and S. Aizawa, \u201cA GFSK transmitter architecture for a Bluetooth RF-IC, featuring a variable-loop-bandwidth phase-locked loop modulator,\u201d IEICE Trans. Electron., vol.E88-C, no.3, pp.385-394, March 2005. 10.1093\/ietele\/e88-c.3.385","DOI":"10.1093\/ietele\/e88-c.3.385"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] X. Gao, E.A.M. Klumperink, P.F.J. Geraedts, and B. Nauta, \u201cJitter analysis and a benchmarking figure-of-merit for phase-locked loops,\u201d IEEE Trans Circuits Syst. II, Exp. Briefs, vol.56, no.2, pp.117-121, Feb. 2009. 10.1109\/tcsii.2008.2010189","DOI":"10.1109\/TCSII.2008.2010189"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] J.-P. Sandoz and W. Steenaart, \u201cPerformance improvement of a binary quantized all-digital phased-locked loop with a new aided-acquisition technique,\u201d IEEE Trans. Commun., vol.32, no.12, pp.1269-1276, Dec. 1984. 10.1109\/tcom.1984.1096011","DOI":"10.1109\/TCOM.1984.1096011"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] A. Kajiwara and M. Nakagawa, \u201cA new PLL frequency synthesizer with high switching speed,\u201d IEEE Trans. Veh. Technol., vol.41, no.4, pp.407-413, Nov. 1992. 10.1109\/25.182591","DOI":"10.1109\/25.182591"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] C.-M. Hsu, M.Z. Straayer, and M.H. Perrott, \u201cA low-noise wide-BW 3.6-GHz digital \u0394\u03a3 fractional-N frequency synthesizer with a noise-shaping time-to-digital converter and quantization noise cancellation,\u201d IEEE J. Solid-State Circuits, vol.43, no.12, pp.2776-2786, Dec. 2008. 10.1109\/jssc.2008.2005704","DOI":"10.1109\/JSSC.2008.2005704"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] S. Safwat, M. Ghoneima, and Y. Ismail, \u201cA design methodology for a low power bang-bang all digital PLL based on digital loop filter programmable coefficients,\u201d 2011 International Conference on Energy Aware Computing, pp.1-4, Nov. 2011. 10.1109\/iceac.2011.6136676","DOI":"10.1109\/ICEAC.2011.6136676"},{"key":"32","doi-asserted-by":"publisher","unstructured":"[32] C.-W. Yao, R. Ni, C. Lau, W. Wu, K. Godbole, Y. Zuo, S. Ko, N-S. Kim, S. Han, I. Jo, J. Lee, J. Han, D. Kwon, C. Kim, S. Kim, S-W. Son, and T-B. Cho, \u201cA 14-nm 0.14-psrms fractional-N digital PLL with a 0.2-ps resolution ADC-assisted coarse\/fine-conversion chopping TDC and TDC nonlinearity calibration,\u201d IEEE J. Solid-State Circuits, vol.52, no.12, pp.3446-3457, Dec. 2017. 10.1109\/jssc.2017.2742518","DOI":"10.1109\/JSSC.2017.2742518"},{"key":"33","doi-asserted-by":"publisher","unstructured":"[33] X. Gao, E.A.M. Klumperink, M. Bohsali, and B. Nauta, \u201cA low noise sub-sampling PLL in which divider noise is eliminated and PD\/CP noise is not multiplied by <i>N<\/i><sup>2<\/sup>,\u201d IEEE J. Solid-State Circuits, vol.44, no.12, pp.3253-3263, Dec. 2009. 10.1109\/jssc.2009.2032723","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"34","doi-asserted-by":"publisher","unstructured":"[34] R.B. Staszewski, C-M. Hung, N. Barton, M-C. Lee and D. Leipold, \u201cA digitally controlled oscillator in a 90nm digital CMOS process for mobile phones,\u201d IEEE J. Solid-State Circuits, vol.40, no.11, pp.2203-2211, Nov. 2005. 10.1109\/jssc.2005.857359","DOI":"10.1109\/JSSC.2005.857359"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E106.A\/5\/E106.A_2022GCI0001\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,9]],"date-time":"2024-10-09T10:25:22Z","timestamp":1728469522000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E106.A\/5\/E106.A_2022GCI0001\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,1]]},"references-count":34,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2023]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2022gci0001","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,5,1]]},"article-number":"2022GCI0001"}}