{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,5,6]],"date-time":"2023-05-06T03:40:55Z","timestamp":1683344455601},"reference-count":35,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2023,5,1]]},"DOI":"10.1587\/transfun.2022gcp0003","type":"journal-article","created":{"date-parts":[[2022,11,24]],"date-time":"2022-11-24T22:37:29Z","timestamp":1669329449000},"page":"823-831","source":"Crossref","is-referenced-by-count":0,"title":["Thermal Noise Analysis of Ring Amplifier in Cyclic Analog-to-Digital Converter"],"prefix":"10.1587","volume":"E106.A","author":[{"given":"Eiki","family":"KAYAMA","sequence":"first","affiliation":[{"name":"Tokyo City University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenta","family":"MORI","sequence":"additional","affiliation":[{"name":"Tokyo City University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taichi","family":"MAEBOU","sequence":"additional","affiliation":[{"name":"Tokyo City University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuanchi","family":"CHEN","sequence":"additional","affiliation":[{"name":"Tokyo City University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao","family":"SAN","sequence":"additional","affiliation":[{"name":"Tokyo City University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tatsuji","family":"MATSUURA","sequence":"additional","affiliation":[{"name":"Tokyo City University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masao","family":"HOTTA","sequence":"additional","affiliation":[{"name":"Tokyo City University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] K. Choo, H. An, D. Sylvester, and D. Blaauw, \u201c14.1-ENOB 184.9dB-FoM capacitor-array-assisted cascaded charge-injection SAR ADC,\u201d 2021 IEEE ISSCC, pp.372-374, doi: 10.1109\/ISSCC42613.2021.9365863. 10.1109\/isscc42613.2021.9365863","DOI":"10.1109\/ISSCC42613.2021.9365863"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] M. Liu, K. Pelzers, R. van Dommele, A. van Roermund, and P. Harpe, \u201cA 106nW 10b 80kS\/s SAR ADC with duty-cycled reference generation in 65nm CMOS,\u201d IEEE J. Solid-State Circuits, vol.51, no.10, pp.2435-2445, Oct. 2016, doi: 10.1109\/JSSC.2016.2587688. 10.1109\/jssc.2016.2587688","DOI":"10.1109\/JSSC.2016.2587688"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] M. Ding, P. Harpe, Y.-H. Liu, B. Busze, K. Philips, and H. de Groot, \u201cA 5.5fJ\/conv-step 6.4MS\/S 13b SAR ADC utilizing a redundancy-facilitated background error-detection-and-correction scheme,\u201d 2015 IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers, pp.1-3, 2015, doi: 10.1109\/ISSCC.2015.7063125. 10.1109\/isscc.2015.7063125","DOI":"10.1109\/ISSCC.2015.7063125"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] J. Lagos, N. Markulic, B. Hershberg, D. Dermit, M. Shrivas, E. Martens, and J. Craninckx, \u201cA 10.1-ENOB, 6.2-fJ\/conv.-step, 500-MS\/s, Ringamp-based pipelined-SAR ADC with background calibration and dynamic reference regulation in 16-nm CMOS,\u201d IEEE Journal of Solid-State Circuits, vol.57, no.4, pp.1112-1124, April 2022, doi: 10.1109\/JSSC.2021.3133829. 10.1109\/jssc.2021.3133829","DOI":"10.1109\/JSSC.2021.3133829"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] L. Wei, Z. Zheng, N. Markulic, J. Lagos, E. Martens, Y. Zhu, C.-H. Chan, J. Craninckx, and R.P. Martins, \u201cAn auxiliary-channel-sharing background distortion and gain calibration achieving >8dB SFDR improvement over 4th Nyquist zone in 1GS\/s ADC,\u201d 2021 Symposium on VLSI Circuits, pp.1-2, 2021, doi: 10.23919\/VLSICircuits52068.2021.9492336. 10.23919\/vlsicircuits52068.2021.9492336","DOI":"10.23919\/VLSICircuits52068.2021.9492336"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] M. Seo, Y.-D. Kim, J.-H. Chung, and S.-T. Ryu, \u201cA 40nm CMOS 12b 200MS\/s single-amplifier dual-residue pipelined-SAR ADC,\u201d 2019 Symposium on VLSI Circuits, pp.C72-C73, 2019, doi: 10.23919\/VLSIC.2019.8778005. 10.23919\/vlsic.2019.8778005","DOI":"10.23919\/VLSIC.2019.8778005"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] P. Harpe, E. Cantatore, and A. van Roermund, \u201cAn oversampled 12\/14b SAR ADC with noise reduction and linearity enhancements achieving up to 79.1dB SNDR,\u201d 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), pp.194-195, 2014, doi: 10.1109\/ISSCC.2014.6757396. 10.1109\/isscc.2014.6757396","DOI":"10.1109\/ISSCC.2014.6757396"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] K. Yoshioka, T. Itakura, T. Sugimoto, N. Waki, S. Kim, D. Kurose, H. Ishii, M. Furuta, A. Sai, and H. Ishikuro, \u201cDigital amplifier: A power-efficient and process-scaling amplifier for switched capacitor circuits,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.27, no.11, pp.2575-2586, Nov. 2019, doi: 10.1109\/TVLSI.2019.2924686. 10.1109\/tvlsi.2019.2924686","DOI":"10.1109\/TVLSI.2019.2924686"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] Y. Chae and G. Han, \u201cLow voltage, low power, inverter-based switched-capacitor delta-sigma modulator,\u201d IEEE J. Solid-State Circuits, vol.44, no.2, pp.458-472, Feb. 2009, doi: 10.1109\/JSSC.2008.2010973. 10.1109\/jssc.2008.2010973","DOI":"10.1109\/JSSC.2008.2010973"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] S. Lee, S. Park, Y. Kim, Y. Kim, J. Lee, J. Lee, and Y. Chae, \u201cA 0.6-V 86.5-dB DR 40-kHz BW inverter-based continuous-time delta-sigma modulator with PVT-robust body-biasing,\u201d IEEE Solid-State Circuits Lett., vol.4, pp.178-181, 2021, doi: 10.1109\/LSSC.2021.3119641. 10.1109\/lssc.2021.3119641","DOI":"10.1109\/LSSC.2021.3119641"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] J. de Melo, J. Goes, and N. Paulino, \u201cA 0.7V 256\u00b5W \u0394\u03a3 modulator with passive RC integrators achieving 76dB DR in 2MHz BW,\u201d 2015 Symposium on VLSI Circuits (VLSI Circuits), 2015, pp.C290-C291, doi: 10.1109\/VLSIC.2015.7231294. 10.1109\/vlsic.2015.7231294","DOI":"10.1109\/VLSIC.2015.7231294"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] J. Wang, T. Matsuoka, and K. Taniguchi, \u201cA 0.5V feedforward delta-sigma modulator with inverter-based integrator,\u201d 2009 Proc. ESSCIRC, 2009, pp.328-331, doi: 10.1109\/ESSCIRC.2009. 5325936. 10.1109\/esscirc.2009.5325936","DOI":"10.1109\/ESSCIRC.2009.5325936"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] K. Matsukawa, Y. Mitani, M. Takayama, K. Obata, S. Dosho, and A. Matsuzawa, \u201cA fifth-order continuous-time delta-sigma modulator with single-opamp resonator,\u201d IEEE J. Solid-State Circuits, vol.45, no.4, pp.697-706, April 2010, doi: 10.1109\/JSSC.2010.2042244. 10.1109\/jssc.2010.2042244","DOI":"10.1109\/JSSC.2010.2042244"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] H. Luo, Y. Han, R.C.C. Cheung, X. Liu, and T. Cao, \u201cA 0.8-V 230-\u00b5W 98-dB DR inverter-based \u03a3\u0394 modulator for audio applications,\u201d IEEE J. Solid-State Circuits, vol.48, no.10, pp.2430-2441, Oct. 2013, doi: 10.1109\/JSSC.2013.2275659. 10.1109\/jssc.2013.2275659","DOI":"10.1109\/JSSC.2013.2275659"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] J. Liu, D. Li, Y. Zhong, X. Tang, and N. Sun, \u201cA 250kHz-BW 93dB-SNDR 4th-order noise-shaping SAR using capacitor stacking and dynamic buffering,\u201d 2021 IEEE International Solid-State Circuits Conference (ISSCC), pp.369-371, 2021, doi: 10.1109\/ISSCC42613.2021.9366008. 10.1109\/isscc42613.2021.9366008","DOI":"10.1109\/ISSCC42613.2021.9366008"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] J. Liu, X. Wang, Z. Gao, M. Zhan, X. Tang, and N. Sun, \u201cA 40kHz-BW 90dB-SNDR noise-shaping SAR with 4\u00d7 passive gain and 2nd-order mismatch error shaping,\u201d 2020 IEEE International Solid-State Circuits Conference-(ISSCC), pp.158-160, 2020, doi: 10.1109\/ISSCC19947.2020.9063159. 10.1109\/isscc19947.2020.9063159","DOI":"10.1109\/ISSCC19947.2020.9063159"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] L. Jie, B. Zheng, H.-W. Chen, R. Wang, and M.P. Flynn, \u201cA 4th-order cascaded-noise-shaping SAR ADC with 88dB SNDR over 100kHz bandwidth,\u201d 2020 IEEE International Solid-State Circuits Conference-(ISSCC), pp.160-162, 2020, doi: 10.1109\/ISSCC19947.2020.9062905. 10.1109\/isscc19947.2020.9062905","DOI":"10.1109\/ISSCC19947.2020.9062905"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] K. Obata, K. Matsukawa, T. Miki, Y. Tsukamoto, and K. Sushihara, \u201cA 97.99dB SNDR, 2kHz BW, 37.1\u00b5W noise-shaping SAR ADC with dynamic element matching and modulation dither effect,\u201d 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits), pp.1-2, 2016, doi: 10.1109\/VLSIC.2016.7573463. 10.1109\/vlsic.2016.7573463","DOI":"10.1109\/VLSIC.2016.7573463"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] Y. Shu, L.-T. Kuo, and T.-Y. Lo, \u201cAn oversampling SAR ADC with DAC mismatch error shaping achieving 105dB SFDR and 101dB SNDR over 1kHz BW in 55nm CMOS,\u201d IEEE J. Solid-State Circuits, vol.51, no.12, pp.2928-2940, Dec. 2016, doi: 10.1109\/JSSC.2016.2592623. 10.1109\/jssc.2016.2592623","DOI":"10.1109\/JSSC.2016.2592623"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] M. Miyahara and A. Matsuzawa, \u201cAn 84dB dynamic range 62.5-625kHz bandwidth clock-scalable noise-shaping SAR ADC with open-loop integrator using dynamic amplifier,\u201d 2017 IEEE Custom Integrated Circuits Conference (CICC), pp.1-4, 2017, doi: 10.1109\/CICC.2017.7993655. 10.1109\/cicc.2017.7993655","DOI":"10.1109\/CICC.2017.7993655"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] R. Suzuki, T. Maruyama, H. San, K. Aihara, and M. Hotta, \u201cRobust cyclic ADC architecture based on \u03b2-expansion,\u201d IEICE Trans. Electron., vol.E96-C, no.4, pp.553-559, April 2013. 10.1587\/transele.e96.c.553","DOI":"10.1587\/transele.E96.C.553"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] R. Sugawara, H. San, K. Aihara, and M. Hotta, \u201cExperimental implementation of non-binary cyclic ADCs with radix-value estimation algorithm,\u201d IEICE Trans. Electron., vol.E97-C, no.4, pp.308-315, April 2014. 10.1587\/transele.e97.c.308","DOI":"10.1587\/transele.E97.C.308"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] H. San, R. Sugawara, M. Hotta, T. Matsuura, and K. Aihara, \u201cAn Area-efficient 12-bit 1.25MS\/s radix-value self-estimated non-binary ADC with relaxed requirements on analog components,\u201d IEEE Custom Integrated Circuits Conference 2014 (CICC 2014), T-03, San Jose, USA, Sept. 2014. 10.1109\/cicc.2014.6946123","DOI":"10.1109\/CICC.2014.6946123"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] H. San, R. Sugawara, M. Hotta, T. Matsuura, and K. Aihara, \u201cA 12-bit 1.25MS\/s area-efficient radix-value self-estimated non-binary cyclic ADC with relaxed requirements on analog components,\u201d IEICE Trans Fundamentals, vol.E100-A, no.2, pp.534-540, Feb. 2017. 10.1587\/transfun.e100.a.534","DOI":"10.1587\/transfun.E100.A.534"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] A.M. Abo and P.R. Gray, \u201cA 1.5-V, 10-bit, 14.3-MS\/s CMOS pipeline analog-to-digital converter,\u201d IEEE J. Solid-State Circuits, vol.34, no.5, pp.599-606, May 1999. 10.1109\/4.760369","DOI":"10.1109\/4.760369"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] S. Kawahito, J.-H. Park, K. Isobe, S. Shafie, T. Iida, and T. Mizota, \u201cA CMOS image sensor integrating column-parallel cyclic ADCs with on-chip digital error correction circuits,\u201d 2008 IEEE International Solid-State Circuits Conference-Digest of Technical Papers, pp.56-595, 2008, doi: 10.1109\/ISSCC.2008.4523054. 10.1109\/isscc.2008.4523054","DOI":"10.1109\/ISSCC.2008.4523054"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] J.-H. Park, S. Aoyama, T. Watanabe, K. Isobe, and S. Kawahito, \u201cA high-speed low-noise CMOS image sensor with 13-b column-parallel single-ended cyclic ADCs,\u201d IEEE Trans. Electron Devices, vol.56, no.11, pp.2414-2422, Nov. 2009, doi: 10.1109\/TED.2009.2030635. 10.1109\/ted.2009.2030635","DOI":"10.1109\/TED.2009.2030635"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] H. Venkatram, T. Oh, K. Sobue, K. Hamashita, and U.-K. Moon, \u201cA 48fJ\/CS, 74dB SNDR, 87dB SFDR, 85dB THD, 30MS\/s pipelined ADC using hybrid dynamic amplifier,\u201d 2014 Symposium on VLSI Circuits Digest of Technical Papers, pp.1-2, 2014, doi: 10.1109\/VLSIC.2014.6858373.","DOI":"10.1109\/VLSIC.2014.6858373"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] S. Liu, H. Han, Y. Shen, and Z. Zhu, \u201cA 12-Bit 100-MS\/s pipelined-SAR ADC with PVT-insensitive and gain-folding dynamic amplifier,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers, vol.67, no.8, pp.2602-2611, Aug. 2020, doi: 10.1109\/TCSI.2020.2982913. 10.1109\/tcsi.2020.2982913","DOI":"10.1109\/TCSI.2020.2982913"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] B. Hershberg, S. Weaver, K. Sobue, S. Takeuchi, K. Hamashita, and U.-K. Moon, \u201cRing amplifiers for switched capacitor circuits,\u201d IEEE J. Solid-State Circuits, vol.47 no.12, pp.2928-2942, Dec. 2012. 10.1109\/jssc.2012.2217865","DOI":"10.1109\/JSSC.2012.2217865"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] J. Lagos, B. Hershberg, E. Martens, P. Wambacq, and J. Craninckx, \u201cA 1Gsps, 12-bit, single-channel pipelined ADC with dead-zone-degenerated ring amplifiers,\u201d 2018 IEEE Custom Integrated Circuits Conference (CICC), pp.1-4, 2018, doi: 10.1109\/CICC.2018.8357056. 10.1109\/cicc.2018.8357056","DOI":"10.1109\/CICC.2018.8357056"},{"key":"32","doi-asserted-by":"publisher","unstructured":"[32] Y. Lim and M.P. Flynn, \u201cA 1mW 71.5dB SNDR 50MS\/s 13 bit fully differential ring amplifier based SAR-assisted pipeline ADC,\u201d IEEE J. Solid-State Circuits, vol.50, no.12, pp.2901-2911, Dec. 2015, doi: 10.1109\/JSSC.2015.2463094. 10.1109\/jssc.2015.2463094","DOI":"10.1109\/JSSC.2015.2463094"},{"key":"33","doi-asserted-by":"publisher","unstructured":"[33] B. Murmann, \u201cThermal noise track-and-hold circuits: Analysis and simulation techniques,\u201d IEEE Solid-State Circuits Mag., vol.4, no.2, pp.46-54, June 2012. 10.1109\/mssc.2012.2192190","DOI":"10.1109\/MSSC.2012.2192190"},{"key":"34","doi-asserted-by":"crossref","unstructured":"[34] E. Kayama, K. Mori, M. Taichi, Y. Chen, H. San, T. Matsuura, and M. Hotta, \u201cA 0.8V 14bit 294kSPS non-binary cyclic ADC in 65nm SOTB CMOS technology,\u201d 2021 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS), pp.1-2, 2021, doi: 10.1109\/ISPACS51563.2021.9650976. 10.1109\/ispacs51563.2021.9650976","DOI":"10.1109\/ISPACS51563.2021.9650976"},{"key":"35","doi-asserted-by":"crossref","unstructured":"[35] D. Schinkel, E. Mensink, E. Klumperink, E. van Tuijl, and B. Nauta, \u201cA double-tail latch-type voltage sense amplifier with 18ps Setup+Hold time,\u201d Proc. IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers, pp.314-315, Feb. 2007. 10.1109\/isscc.2007.373420","DOI":"10.1109\/ISSCC.2007.373420"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E106.A\/5\/E106.A_2022GCP0003\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,6]],"date-time":"2023-05-06T03:18:56Z","timestamp":1683343136000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E106.A\/5\/E106.A_2022GCP0003\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5,1]]},"references-count":35,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2023]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2022gcp0003","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,5,1]]},"article-number":"2022GCP0003"}}