{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,3,4]],"date-time":"2023-03-04T03:40:24Z","timestamp":1677901224265},"reference-count":27,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2023,3,1]]},"DOI":"10.1587\/transfun.2022vlp0001","type":"journal-article","created":{"date-parts":[[2022,9,4]],"date-time":"2022-09-04T22:15:13Z","timestamp":1662329713000},"page":"491-503","source":"Crossref","is-referenced-by-count":0,"title":["Heterogeneous Integration of Precise and Approximate Storage for Error-Tolerant Workloads"],"prefix":"10.1587","volume":"E106.A","author":[{"given":"Chihiro","family":"MATSUI","sequence":"first","affiliation":[{"name":"The University of Tokyo"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ken","family":"TAKEUCHI","sequence":"additional","affiliation":[{"name":"The University of Tokyo"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] P.X. Gao, A. Narayan, S. Karandikar, J. Carreira, S. Han, R. Agarwal, S. Ratnasamy, and S. Shenker, \u201cNetwork requirements for resource disaggregation,\u201d Proc. 12th USENIX Symposium on Operating Systems Design and Implementation (OSDI), Nov. 2016, pp.249-264, 2016."},{"key":"2","unstructured":"[2] Y. Shan, Y. Huang, Y. Chen, and Y. Zhang, \u201cLegoOS: A disseminated, distributed OS for hardware resource disaggregation,\u201d Proc. 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI), Oct. 2018, pp.69-87, 2018."},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] C. Matsui and K. Takeuchi, \u201cSelf-determining resource control in multi-tenant data center storage with future NV memories,\u201d Proc. IEEE International Symposium on Circuits and Systems (ISCAS), May 2019, pp.1-5, 2019. 10.1109\/iscas.2019.8702348","DOI":"10.1109\/ISCAS.2019.8702348"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] K. Rho, K. Tsuchida, D. Kim, Y. Shirai, J. Bae, T. Inaba, H. Noro, H. Moon, S. Chung, K. Sunouchi, J. Park, K. Park, A. Yamamoto, S. Chung, H. Kim, H. Oyamatsu, and J. Oh, \u201cA 4Gb LPDDR2 STT-MRAM with compact 9F2 1T1MTJ cell and hierarchical bitline architecture,\u201d IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, pp.396-397, Feb. 2017. 10.1109\/isscc.2017.7870428","DOI":"10.1109\/ISSCC.2017.7870428"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] Y. Choi, I. Song, M.-H. Park, H. Chung, S. Chang, B. Cho, J. Kim, Y. Oh, D. Kwon, J. Sunwoo, J. Shin, Y. Rho, C. Lee, M.G. Kang, J. Lee, Y. Kwon, S. Kim, J. Kim, Y.-J. Lee, Q. Wang, S. Cha, S. Ahn, H. Horii, J. Lee, K. Kim, H. Joo, K. Lee, Y.-T. Lee, J. Yoo, and G. Jeong, \u201cA 20nm 1.8V PRAM with 40MB\/s program bandwidth,\u201d IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, Feb. 2012, pp.46-48, 2012. 10.1109\/isscc.2012.6176872","DOI":"10.1109\/ISSCC.2012.6176872"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] H. Tanaka, M. Kido, K. Yahashi, M. Oomura, R. Katsumata, M. Kito, Y. Fukuzumi, M. Sato, Y. Nagata, Y. Matsuoka, Y. Iwata, H. Aochi, and A. Nitayama, \u201cBit cost scalable technology with punch and plug process for ultra high density flash memory,\u201d Symposium on VLSI Technology (VLSI Tech.) Digest of Technical Papers, June 2007, pp.14-15, 2007. 10.1109\/vlsit.2007.4339708","DOI":"10.1109\/VLSIT.2007.4339708"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] C. Matsui and K. Takeuchi, \u201c22% higher performance and 2x SCM write endurance heterogeneous storage with dual SCM and NAND flash hybrid,\u201d Proc. 47th European Solid-State Device Research Conference (ESSDERC), Sept. 2017, pp.6-9, 2017. 10.1109\/essderc.2017.8066578","DOI":"10.1109\/ESSDERC.2017.8066578"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] P. Reviriego, J. Martinez, S. Pontarelli, and J.A. Maestro, \u201cA method to design SEC-DED-DAEC codes with optimized decoding,\u201d IEEE Trans. Device Mater. Rel., vol.14, no.3, pp.884-889, Sept. 2014. 10.1109\/tdmr.2014.2332364","DOI":"10.1109\/TDMR.2014.2332364"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] R.F. Freitas and W.W. Wilcke, \u201cStorage-class memory: The next storage system technology,\u201d IBM J. Res. Dev., vol.52, no.4\/5, pp.439-447, July\/Sept. 2008. 10.1147\/rd.524.0439","DOI":"10.1147\/rd.524.0439"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] A. Sampson and J. Nelson, K. Strauss, and L. Ceze, \u201cApproximate storage in solid-state memories,\u201d ACM Trans. Comput. Syst., vol.32, no.3, pp.9:1-9:23, Sept. 2014. 10.1145\/2644808","DOI":"10.1145\/2644808"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] S. Mittal, \u201cA survey of techniques for approximate computing,\u201d ACM Computing Surveys (CSUR), vol.48, no.4, pp.62:1-62:33, May 2016. 10.1145\/2893356","DOI":"10.1145\/2893356"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] Q. Guo, K. Strauss, L. Ceze, and H.S. Malvar, \u201cHigh-density image storage using approximate memory cells,\u201d Proc. International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), March 2016, pp.413-426, 2016. 10.1145\/2872362.2872413","DOI":"10.1145\/2954680.2872413"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] H. Zhao, L. Xue, P. Chi, and J. Zhao, \u201cApproximate image storage with multi-level cell STT-MRAM main memory,\u201d Proc. IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), Nov. 2017, pp.268-275, 2017. 10.1109\/iccad.2017.8203788","DOI":"10.1109\/ICCAD.2017.8203788"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] A. Ranjan, A. Raha, V. Raghunathan, and A. Raghunathan, \u201cApproximate memory compression,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.28, no.4, pp.980-991, April 2020. 10.1109\/tvlsi.2020.2970041","DOI":"10.1109\/TVLSI.2020.2970041"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] Y. Chen, X. Yang, F. Qiao, J. Han, Q. Wei, and H. Yang \u201cA multi-accuracy-level approximate memory architecture based on data significance analysis,\u201d Proc. IEEE Computer Society Annual Symposium on VLSI (ISVLSI), July 2016, pp.385-390, 2016. 10.1109\/isvlsi.2016.84","DOI":"10.1109\/ISVLSI.2016.84"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] M. Jung, E. Zulian, D.M. Mathew, M. Herrmann, C. Brugger, C. Weis, and N. Wehn, \u201cOmitting refresh: A case study for commodity and wide I\/O DRAMs,\u201d Proc. International Symposium on Memory System (MEMSYS), Oct. 2015, pp.85-91, 2015. 10.1145\/2818950.2818964","DOI":"10.1145\/2818950.2818964"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] D.T. Nguyen, H. Kim, H.-J. Lee, and I.-J. Chang, \u201cAn approximate memory architecture for a reduction of refresh power consumption in deep learning applications,\u201d Proc. IEEE International Symposium on Circuits and Systems (ISCAS), May 2018, pp.1-5, 2018. 10.1109\/iscas.2018.8351021","DOI":"10.1109\/ISCAS.2018.8351021"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] Y. Lee, H. Yoo, I. Yoo, and I.-C. Park, \u201c6.4Gb\/s multi-threaded BCH encoder and decoder for multi-channel SSD controllers,\u201d IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, Feb. 2012, pp.426-427, 2012. 10.1109\/isscc.2012.6177075","DOI":"10.1109\/ISSCC.2012.6177075"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] Y. Takai, M. Fukuchi, R. Kinoshita, C. Matsui, and K. Takeuchi, \u201cAnalysis on heterogeneous SSD configuration with quadruple-level cell (QLC) NAND flash memory,\u201d Proc. IEEE International Memory Workshop (IMW), May 2019, pp.169-172, 2019. 10.1109\/imw.2019.8739689","DOI":"10.1109\/IMW.2019.8739689"},{"key":"20","unstructured":"[20] MSR Cambridge Traces, http:\/\/iotta.snia.org\/traces\/388"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] S. Okamoto, C. Sun, S. Hachiya, T. Yamada, Y. Saito, T.O. Iwasaki, and K. Takeuchi, \u201cApplication driven SCM and NAND flash hybrid SSD design for data-centric computation system,\u201d Proc. IEEE International Memory Workshop (IMW), May 2015, pp.157-160, 2015. 10.1109\/imw.2015.7150277","DOI":"10.1109\/IMW.2015.7150277"},{"key":"22","unstructured":"[22] N. Megiddo and D.S. Modha, \u201cARC: A self-tuning, low overhead replacement cache,\u201d Proc. 2nd USENIX Conference on File and Storage Technologies, March 2003, pp.115-130, 2003."},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] C. Matsui and K. Takeuchi, \u201c3ASCA: Application-aware autonomous SCM capacity adjustment for SCM and NAND flash pooled storage,\u201d Proc. IEEE International Symposium on Circuits and Systems (ISCAS), May 2018, pp.1-5, 2018. 10.1109\/iscas.2018.8351683","DOI":"10.1109\/ISCAS.2018.8351683"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] C. Matsui and K. Takeuchi, \u201cDynamic adjustment of storage class memory capacity in memory-resource disaggregated hybrid storage with SCM and NAND flash memory,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.27, no.8, pp.1799-1810, Aug. 2019. 10.1109\/tvlsi.2019.2905852","DOI":"10.1109\/TVLSI.2019.2905852"},{"key":"25","unstructured":"[25] H.Y. Cheng, T.H. Hsu, S. Raoux, J.Y. Wu, P.Y. Du, M. Breitwisch, Y. Zhu, E.K. Lai, E. Joseph, S. Mittal, R. Cheek, A. Schrott, S.C. Lai, H.L. Lung, and C. Lam, \u201cA high performance phase change memory with fast switching speed and high temperature retention by engineering the Ge<sub>x<\/sub>Sb<sub>y<\/sub>Te<sub>z<\/sub> phase change material,\u201d IEEE International Electron Device Meeting (IEDM) Technical Digest, Dec. 2011, pp.51-54, 2011. 10.1109\/iedm.2011.6131481"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] Y.Y. Chen, R. Degraeve, S. Clima, B. Govoreanu, L. Goux, A. Fantini, G.S. Kar, G. Pourtois, G. Groeseneken, D.J. Wouters, and M. Jurczak, \u201cUnderstanding of the endurance failure in scaled HfO<sub>2<\/sub>-based 1T1R RRAM through vacancy mobility degradation,\u201d IEEE International Electron Device Meeting (IEDM) Technical Digest, Dec. 2012, pp.482-485, 2012. 10.1109\/iedm.2012.6479079","DOI":"10.1109\/IEDM.2012.6479079"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] S. Fukuyama, A. Hayakawa, R. Yasuhara, S. Matsuda, H. Kinoshita, and K. Takeuchi, \u201cComprehensive analysis of data-retention and endurance trade-off of 40nm TaO<sub>X<\/sub>-based ReRAM,\u201d Proc. IEEE International Reliability Physics Symposium (IRPS), April 2019, pp.7C.3-1-7C.3-6, 2019. 10.1109\/irps.2019.8720436","DOI":"10.1109\/IRPS.2019.8720436"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E106.A\/3\/E106.A_2022VLP0001\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,3,4]],"date-time":"2023-03-04T03:21:29Z","timestamp":1677900089000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E106.A\/3\/E106.A_2022VLP0001\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3,1]]},"references-count":27,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2023]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2022vlp0001","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,3,1]]},"article-number":"2022VLP0001"}}