{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,4]],"date-time":"2024-10-04T04:02:10Z","timestamp":1728014530114},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2023,3,1]]},"DOI":"10.1587\/transfun.2022vlp0002","type":"journal-article","created":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T22:12:48Z","timestamp":1662070368000},"page":"514-522","source":"Crossref","is-referenced-by-count":0,"title":["Dynamic Verification Framework of Approximate Computing Circuits using Quality-Aware Coverage-Based Grey-Box Fuzzing"],"prefix":"10.1587","volume":"E106.A","author":[{"given":"Yutaka","family":"MASUDA","sequence":"first","affiliation":[{"name":"Graduate School of Informatics, Nagoya University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusei","family":"HONDA","sequence":"additional","affiliation":[{"name":"School of Informatics, Nagoya University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tohru","family":"ISHIHARA","sequence":"additional","affiliation":[{"name":"Graduate School of Informatics, Nagoya University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] J. Han and M. Orshansky, \u201cApproximate computing: An emerging paradigm for energy-efficient design,\u201d Proc. ETS, pp.1-6, 2013. 10.1109\/ets.2013.6569370","DOI":"10.1109\/ETS.2013.6569370"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] V.K. Chippa, S.T. Chakradhar, K. Roy, and A. Raghunathan, \u201cAnalysis and characterization of inherent application resilience for approximate computing,\u201d Proc. DAC, pp.1-9, 2013. 10.1145\/2463209.2488873","DOI":"10.1145\/2463209.2488873"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] Q. Xu, T. Mytkowicz, and N.S. Kim, \u201cApproximate computing: A survey,\u201d IEEE Des. Test, vol.33, no.1, pp.8-22, 2016. 10.1109\/mdat.2015.2505723","DOI":"10.1109\/MDAT.2015.2505723"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] H. Esmaeilzadeh, A. Sampson, L. Ceze, and D. Burger, \u201cArchitecture support for disciplined approximate programming,\u201d Proc. ASPLOS, pp.301-312, 2012. 10.1145\/2150976.2151008","DOI":"10.1145\/2248487.2151008"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] R. Hegde and N.R. Shanbhag, \u201cSoft digital signal processing,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.9, no.6, pp.813-823, 2001. 10.1109\/92.974895","DOI":"10.1109\/92.974895"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] A.B. Kahng, S. Kang, R. Kumar, and J. Sartori, \u201cSlack redistribution for graceful degradation under voltage overscaling,\u201d Proc. ASP-DAC, pp.825-831, 2010. 10.1109\/aspdac.2010.5419690","DOI":"10.1109\/ASPDAC.2010.5419690"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] V. Gupta, D. Mohapatra, A. Raghunathan, and K. Roy, \u201cLow-power digital signal processing using approximate adders,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.32, no.1, pp.124-137, 2013. 10.1109\/tcad.2012.2217962","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] S. Froehlich, D. Gro\u00df e, and R. Drechsler, \u201cOne method-all error-metrics: A three-stage approach for error-metric evaluation in approximate computing,\u201d Proc. DATE, pp.284-287, 2019. 10.23919\/date.2019.8715138","DOI":"10.23919\/DATE.2019.8715138"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] A. Chandrasekharan, M. Soeken, D. Gro\u00df e, and R. Drechsler, \u201cPrecise error determination of approximated components in sequential circuits with model checking,\u201d Proc. DAC, pp.1-6, 2016. 10.1145\/2897937.2898069","DOI":"10.1145\/2897937.2898069"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] R. Venkatesan, A. Agarwal, K. Roy, and A. Raghunathan, \u201cMACACO: Modeling and analysis of circuits for approximate computing,\u201d Proc. ICCAD, pp.667-673, 2011. 10.1109\/iccad.2011.6105401","DOI":"10.1109\/ICCAD.2011.6105401"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] A. Bosio, S.D. Carlo, P. Girard, E. Sanchez, A. Savino, L. Sekanina, M. Traiola, Z. Vasicek, and A. Virazel, \u201cDesign, verification, test and in-field implications of approximate computing systems,\u201d Proc. ETS, pp.1-10, 2020. 10.1109\/ets48528.2020.9131557","DOI":"10.1109\/ETS48528.2020.9131557"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] M. Zhou, W.N.N. Hung, X. Song, M. Gu, and J. Sun, \u201cTemporal coverage analysis for dynamic verification,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.65, no.1, pp.66-70, 2018. 10.1109\/tcsii.2017.2746744","DOI":"10.1109\/TCSII.2017.2746744"},{"key":"13","unstructured":"[13] M. Zalewski, \u201cAmerican Fuzzy Lop,\u201d http:\/\/lcamtuf.coredump.cx\/afl\/"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] C. Lemieux and K. Sen, \u201cFairFuzz: A targeted mutation strategy for increasing greybox fuzz testing coverage,\u201d Proc. ASE, pp.475-485, 2018. 10.1145\/3238147.3238176","DOI":"10.1145\/3238147.3238176"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] S. Rawat, V. Jain, A. Kumar, L. Cojocar, C. Giuffrida, and H. Bos, \u201cVUzzer: Application-aware evolutionary fuzzing,\u201d Proc. NDSS, 2017. 10.14722\/ndss.2017.23404","DOI":"10.14722\/ndss.2017.23404"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] V.J.M. Man\u00e9s, H. Han, C. Han, S.K. Cha, M. Egele, E.J. Schwartz, and M. Woo, \u201cThe art, science, and engineering of fuzzing: A survey,\u201d IEEE Trans. Softw. Eng., Oct. 2019. 10.1109\/tse.2019.2946563","DOI":"10.1109\/TSE.2019.2946563"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] H.M. Le, D. Gro\u00df e, N. Bruns, and R. Drechsler, \u201cDetection of hardware trojans in SystemC HLS designs via coverage-guided fuzzing,\u201d Proc. DATE, pp.602-605, 2019. 10.23919\/date.2019.8714927","DOI":"10.23919\/DATE.2019.8714927"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] B.P. Miller, L. Fredriksen, and B. So, \u201cAn empirical study of the reliability of UNIX utilities,\u201d Commun. ACM, vol.33, no.12, pp.32-44, 1990. 10.1145\/96267.96279","DOI":"10.1145\/96267.96279"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] C. Aschermann, S. Schumilo, T. Blazytko, R. Gawlik, and T. Holz, \u201cREDQUEEN: Fuzzing with input-to-state correspondence,\u201d Proc. NDSS, 2019. 10.14722\/ndss.2019.23371","DOI":"10.14722\/ndss.2019.23371"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] A. Takanen, J.D. DeMott, and C. Miller, Fuzzing for Software Security Testing and Quality Assurance, Artech House, 2008.","DOI":"10.1016\/S1353-4858(08)70095-3"},{"key":"21","unstructured":"[21] J.E. Forrester and B.P. Miller, \u201cAn empirical study of the robustness of Windows NT applications using random testing,\u201d Proc. USEC, Aug. 2000."},{"key":"22","unstructured":"[22] P. Godefroid, M.Y. Levin, and D.A. Molnar, \u201cAutomated whitebox fuzz testing,\u201d Proc. NDSS, pp.151-166, 2008."},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] K. Laeufer, J. Koenig, D. Kim, J. Bachrach, and K. Sen, \u201cRFUZZ: Coverage-directed fuzz testing of RTL on FPGAs,\u201d Proc. ICCAD, pp.1-8, 2018. 10.1145\/3240765.3240842","DOI":"10.1145\/3240765.3240842"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] D. Ma, X. Zhang, K. Huang, Y. Jiang, W. Chang, and X. Jiao, \u201cDEVoT: Dynamic delay modeling of functional units under voltage and temperature variations,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.41, no.4, pp.827-839, 2022. 10.1109\/tcad.2021.3076970","DOI":"10.1109\/TCAD.2021.3076970"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] J. Hur, S. Song, D. Kwon, E. Baek, J. Kim, and B. Lee, \u201cDifuzzRTL: Differential fuzz testing to find CPU bugs,\u201d Proc. S&P, pp.1286-1303, 2021. 10.1109\/sp40001.2021.00103","DOI":"10.1109\/SP40001.2021.00103"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] K. Yoshisue, Y. Masuda, and T. Ishihara, \u201cDynamic verification of approximate computing circuits using coverage-based grey-box fuzzing,\u201d Proc. IOLTS, 2021. 10.1109\/iolts52814.2021.9486690","DOI":"10.1109\/IOLTS52814.2021.9486690"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] J.Y.F. Tong, D. Nagle, and R.A. Rutenbar, \u201cReducing power by optimizing the necessary precision\/range of floating-point arithmetic,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.8, no.3, pp.273-286, 2000. 10.1109\/92.845894","DOI":"10.1109\/92.845894"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] K. Kunaparaju, S. Narasimhan, and S. Bhunia, \u201cVaROT: Methodology for variation-tolerant DSP hardware design using post-silicon truncation o operand width,\u201d Proc. VLSID, pp.310-315, 2011. 10.1109\/vlsid.2011.58","DOI":"10.1109\/VLSID.2011.58"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] D. Kim, J. Kung, and S. Mukhopadhyay, \u201cA power-aware digital multilayer perceptron accelerator with on-chip training based on approximate computing,\u201d IEEE Trans. Emerg. Topics Comput., vol.5, no.2, pp.164-178, 2017. 10.1109\/tetc.2017.2673548","DOI":"10.1109\/TETC.2017.2673548"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] I. Tsiokanos, L. Mukhanov, and G. Karakonstantis, \u201cLow-power variation-aware cores based on dynamic data-dependent bitwidth truncation,\u201d Proc. DATE, pp.698-703, 2019. 10.23919\/date.2019.8714942","DOI":"10.23919\/DATE.2019.8714942"},{"key":"31","unstructured":"[31] I. Yun, S. Lee, M. Xu, Y. Jang, and T. Kim, \u201cQSYM: A practical concolic execution engine tailored for hybrid fuzzing,\u201d Proc. USENIX, 2018."}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E106.A\/3\/E106.A_2022VLP0002\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,3]],"date-time":"2024-10-03T03:14:38Z","timestamp":1727925278000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E106.A\/3\/E106.A_2022VLP0002\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3,1]]},"references-count":31,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2023]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2022vlp0002","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"type":"print","value":"0916-8508"},{"type":"electronic","value":"1745-1337"}],"subject":[],"published":{"date-parts":[[2023,3,1]]},"article-number":"2022VLP0002"}}