{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,12]],"date-time":"2024-01-12T05:31:28Z","timestamp":1705037488316},"reference-count":23,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2023,3,1]]},"DOI":"10.1587\/transfun.2022vlp0005","type":"journal-article","created":{"date-parts":[[2022,9,1]],"date-time":"2022-09-01T22:12:49Z","timestamp":1662070369000},"page":"532-541","source":"Crossref","is-referenced-by-count":1,"title":["An Accuracy Reconfigurable Vector Accelerator based on Approximate Logarithmic Multipliers for Energy-Efficient Computing"],"prefix":"10.1587","volume":"E106.A","author":[{"given":"Lingxiao","family":"HOU","sequence":"first","affiliation":[{"name":"Graduate School of Informatics, Nagoya University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yutaka","family":"MASUDA","sequence":"additional","affiliation":[{"name":"Graduate School of Informatics, Nagoya University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tohru","family":"ISHIHARA","sequence":"additional","affiliation":[{"name":"Graduate School of Informatics, Nagoya University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] L. Hou, Y. Masuda, and T. Ishihara, \u201cAn accuracy reconfigurable vector accelerator based on approximate logarithmic multipliers,\u201d Proc. 27th ASP-DAC, pp.568-573, Jan. 2022. 10.1109\/asp-dac52403.2022.9712504","DOI":"10.1109\/ASP-DAC52403.2022.9712504"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] W. Liu, F. Lombardi, and M. Shulte, \u201cA retrospective and prospective view of approximate computing,\u201d Proc. IEEE, vol.108, no.3, pp.394-399, March 2020. 10.1109\/jproc.2020.2975695","DOI":"10.1109\/JPROC.2020.2975695"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] R. Zendegani, M. Kamal, M. Bahadori, A. Afzali-Kusha, and M. Pedram, \u201cRoBA multiplier: A rounding-based approximate multiplier for high-speed yet energy-efficient digital signal processing,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.25, no.2, pp.393-401, Feb. 2016. 10.1109\/tvlsi.2016.2587696","DOI":"10.1109\/TVLSI.2016.2587696"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] H. Jiang, C. Liu, F. Lombardi, and J. Han, \u201cLow-power approximate unsigned multipliers with configurable error recovery,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers, vol.66, no.1, pp.189-202, 2018. 10.1109\/tcsi.2018.2856245","DOI":"10.1109\/TCSI.2018.2856245"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] T. Yang, T. Ukezono, and T. Sato, \u201cLow-power and high-speed approximate multiplier design with a tree compressor,\u201d Proc. IEEE International Conference on Computer Design (ICCD), pp.89-96, Nov. 2017. 10.1109\/iccd.2017.22","DOI":"10.1109\/ICCD.2017.22"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] D. Esposito, A.G.M. Strollo, E. Napoli, D. De Caro, and N. Petra, \u201cApproximate multipliers based on new approximate compressors,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers, vol.65, no.12, pp.4169-4182, 2018. 10.1109\/tcsi.2018.2839266","DOI":"10.1109\/TCSI.2018.2839266"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] J.N. Mitchell, \u201cComputer multiplication and division using binary logarithms,\u201d IRE Trans. Electron. Comput., vol.EC-11, no.4, pp.512-517, Aug. 1962. 10.1109\/tec.1962.5219391","DOI":"10.1109\/TEC.1962.5219391"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] M.S. Kim, A.A. Del Barrio, R. Hermida, and N. Bagherzadeh, \u201cLow-power implementation of Mitchell's approximate logarithmic multiplication for convolutional neural networks,\u201d Proc. 23rd Asia and South Pacific Design Automation Conference (ASP-DAC), pp.617-622, Jan. 2018. 10.1109\/aspdac.2018.8297391","DOI":"10.1109\/ASPDAC.2018.8297391"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] M.S. Kim, A.A. Del Barrio, L.T. Oliveira, R. Hermida, and N. Bagherzadeh, \u201cEfficient Mitchell's approximate log multipliers for convolutional neural networks,\u201d IEEE Trans. Comput., vol.68, no.5, pp.660-675, 2018. 10.1109\/tc.2018.2880742","DOI":"10.1109\/TC.2018.2880742"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] Z. Babi\u0107, A. Avramovi\u0107, and P. Buli\u0107, \u201cAn iterative logarithmic multiplier,\u201d Microprocessors and Microsystems, vol.35, no.1, pp.23-33, 2011. 10.1016\/j.micpro.2010.07.001","DOI":"10.1016\/j.micpro.2010.07.001"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] M.S. Ansari, B.F. Cockburn, and J. Han, \u201cA hardware-efficient logarithmic multiplier with improved accuracy,\u201d Proc. Design, Automation and Test in Europe Conference (DATE), pp.928-931, March 2019. 10.23919\/date.2019.8714868","DOI":"10.23919\/DATE.2019.8714868"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] N. Alla and S.E. Ahmed, \u201cAn area and delay efficient logarithmic multiplier,\u201d Proc. International Conference on Contemporary Computing and Applications (IC3A), pp.169-174, Feb. 2020. 10.1109\/ic3a48958.2020.233291","DOI":"10.1109\/IC3A48958.2020.233291"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] R. Pilipovi\u0107, P. Buli\u0107, and U. Lotri\u010d, \u201cA two-stage operand trimming approximate logarithmic multiplier,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers, vol.68, no.6, pp.2535-2545, June 2021. 10.1109\/tcsi.2021.3069168","DOI":"10.1109\/TCSI.2021.3069168"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] V. Mahalingam and N. Ranganathan, \u201cImproving accuracy in Mitchell's logarithmic multiplication using operand decomposition,\u201d IEEE Trans. Comput., vol.55, no.12, pp.1523-1535, Dec. 2006. 10.1109\/tc.2006.198","DOI":"10.1109\/TC.2006.198"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] D. Nandan, J. Kanungo, and A. Mahajan, \u201cAn efficient VLSI architecture design for logarithmic multiplication by using the improved operand decomposition,\u201d Integration, vol.58, pp.134-141, June 2017. 10.1016\/j.vlsi.2017.02.003","DOI":"10.1016\/j.vlsi.2017.02.003"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] C. Liu, J. Han, and F. Lombardi, \u201cA low-power, high-performance approximate multiplier with configurable partial error recovery,\u201d Proc. Design, Automation and Test in Europe Conference (DATE), pp.1-4, March 2014. 10.7873\/date2014.108","DOI":"10.7873\/DATE2014.108"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] R.C. Gonzalez, R.E. Woods, and B.R. Masters, Digital Image Processing, 2009.","DOI":"10.1117\/1.3115362"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] Z. Wang, A.C. Bovik, H.R. Sheikh, and E.P. Simoncelli, \u201cImage quality assessment: From error visibility to structural similarity,\u201d IEEE Trans. Image Process, vol.13, no.4, pp.600-612, April 2004. 10.1109\/tip.2003.819861","DOI":"10.1109\/TIP.2003.819861"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] A. Agrawal, J. Choi, K. Gopalakrishnan, S. Gupta, R. Nair, J. Oh, D.A. Prener, S. Shukla, V. Srinivasan, and Z. Sura, \u201cApproximate computing: Challenges and opportunities,\u201d Proc. IEEE International Conference on Rebooting Computing (ICRC), pp.1-8, Oct. 2016. 10.1109\/icrc.2016.7738674","DOI":"10.1109\/ICRC.2016.7738674"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] J. Oh, J. Choi, G.C. Januario, and K. Gopalakrishnan, \u201cEnergy-efficient simultaneous localization and mapping via compounded approximate computing,\u201d Proc. IEEE International Workshop on Signal Processing Systems, pp.51-56, Oct. 2016. 10.1109\/sips.2016.17","DOI":"10.1109\/SiPS.2016.17"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] M. Tomono, \u201cA scan matching method using euclidean invariant signature for global localization and map building,\u201d Proc. IEEE International Conference on Robotics and Automation, pp.866-871, April 2004. 10.1109\/robot.2004.1307258","DOI":"10.1109\/ROBOT.2004.1307258"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] Y. Chen and G. Medioni, \u201cObject modelling by registration of multiple range images,\u201d Image and Vision Computing, vol.10, no.3, pp.145-155, 1992. 10.1016\/0262-8856(92)90066-c","DOI":"10.1016\/0262-8856(92)90066-C"},{"key":"23","unstructured":"[23] K. Asanovi\u0107, R. Avi\u017eienis, J. Bachrach, S. Beamer, D. Biancolin, C. Celio, H. Cook, D. Dabbelt, J. Hauser, A. Izraelevitz, et al., \u201cThe rocket chip generator,\u201d Technical Report, UCB\/EECS-2016-17, EECS Dept., UC Berkeley, April 2016."}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E106.A\/3\/E106.A_2022VLP0005\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,3,4]],"date-time":"2023-03-04T03:21:17Z","timestamp":1677900077000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E106.A\/3\/E106.A_2022VLP0005\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3,1]]},"references-count":23,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2023]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2022vlp0005","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,3,1]]},"article-number":"2022VLP0005"}}