{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,6]],"date-time":"2026-03-06T19:01:28Z","timestamp":1772823688399,"version":"3.50.1"},"reference-count":33,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2024,3,1]]},"DOI":"10.1587\/transfun.2023cip0013","type":"journal-article","created":{"date-parts":[[2023,9,3]],"date-time":"2023-09-03T22:20:05Z","timestamp":1693779605000},"page":"319-330","source":"Crossref","is-referenced-by-count":5,"title":["Flexible and Energy-Efficient Crypto-Processor for Arbitrary Input Length Processing in Blockchain-Based IoT Applications"],"prefix":"10.1587","volume":"E107.A","author":[{"given":"Vu-Trung-Duong","family":"LE","sequence":"first","affiliation":[{"name":"Nara Institute of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hoai-Luan","family":"PHAM","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thi-Hong","family":"TRAN","sequence":"additional","affiliation":[{"name":"Osaka Metropolitan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasuhiko","family":"NAKASHIMA","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] W. Luo, Y. Hu, H. Jiang, and J. Wang, \u201cAuthentication by encrypted negative password,\u201d IEEE Trans. Inf. Forensics Security, vol.14, no.1, pp.114-128, Jan. 2019, doi: 10.1109\/TIFS.2018.2844854. 10.1109\/tifs.2018.2844854","DOI":"10.1109\/TIFS.2018.2844854"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] R. Guesmi, M.A.B. Farah, A. Kachouri, and M. Samet, \u201cA novel chaos-based image encryption using DNA sequence operation and Secure Hash Algorithm SHA-2,\u201d Nonlinear Dyn., vol.83, pp.1123-1136, 2016. https:\/\/doi.org\/10.1007\/s11071-015-2392-7 10.1007\/s11071-015-2392-7","DOI":"10.1007\/s11071-015-2392-7"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] B.D. Yulianto, L. Budi Handoko, E.H. Rachmawanto, Pujiono, and M.A. Soeleman, \u201cDigital certificate authentication with three-level cryptography (SHA-256, DSA, 3DES),\u201d 2022 International Seminar on Application for Technology of Information and Communication (iSemantic), Semarang, Indonesia, 2022, pp.343-350, doi: 10.1109\/iSemantic55962.2022.9920404. 10.1109\/isemantic55962.2022.9920404","DOI":"10.1109\/iSemantic55962.2022.9920404"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] A. Holman Montiel, S. Fredy Mart\u00ednez, and G. Edwar Jacinto, \u201cImplementation of password hashing on embedded systems with cryptographic acceleration unit,\u201d International Journal of Advanced Computer Science and Applications (IJACSA), vol.13, no.2, 2022. http:\/\/dx.doi.org\/10.14569\/IJACSA.2022.0130221 10.14569\/IJACSA.2022.0130221","DOI":"10.14569\/IJACSA.2022.0130221"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] V.T.D. Le, P.H. Luan, T.H. Tran, and Y. Nakashima, \u201cCSIP: A compact scrypt IP design with single PBKDF2 core for blockchain mining,\u201d 2022 35th SBC\/SBMicro\/IEEE\/ACM Symposium on Integrated Circuits and Systems Design (SBCCI), Porto Alegre, Brazil, pp.1-6, 2022, doi: 10.1109\/SBCCI55532.2022.9893217. 10.1109\/sbcci55532.2022.9893217","DOI":"10.1109\/SBCCI55532.2022.9893217"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] P.H. Luan, T.H. Tran, V.T. Duong Le, and Y. Nakashima, \u201cA flexible and energy-efficient BLAKE-256\/2s co-processor for blockchain-based IoT applications,\u201d 2022 35th SBC\/SBMicro\/IEEE\/ACM Symposium on Integrated Circuits and Systems Design (SBCCI), Porto Alegre, Brazil, pp.1-6, 2022, doi: 10.1109\/SBCCI55532.2022.9893257. 10.1109\/sbcci55532.2022.9893257","DOI":"10.1109\/SBCCI55532.2022.9893257"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] M. Adil, M.A. Jan, S. Mastorakis, H. Song, M.M. Jadoon, S. Abbas, and A. Farouk, \u201cHash-MAC-DSDV: Mutual authentication for intelligent IoT-based cyber-physical systems,\u201d IEEE Internet Things J., vol.9, no.22, pp.22173-22183, Nov. 2022, doi: 10.1109\/JIOT.2021.3083731. 10.1109\/jiot.2021.3083731","DOI":"10.1109\/JIOT.2021.3083731"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] S. Ding, C. Li, and H. Li, \u201cA novel efficient pairing-free CP-ABE based on elliptic curve cryptography for IoT,\u201d IEEE Access, vol.6, pp.27336-27345, 2018, doi: 10.1109\/ACCESS.2018.2836350. 10.1109\/access.2018.2836350","DOI":"10.1109\/ACCESS.2018.2836350"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] N. Nabeel, M.H. Habaebi, and M.D.R. Islam, \u201cSecurity analysis of LNMNT-LightWeight crypto hash function for IoT,\u201d IEEE Access, vol.9, pp.165754-165765, 2021, doi: 10.1109\/ACCESS.2021.3133097. 10.1109\/access.2021.3133097","DOI":"10.1109\/ACCESS.2021.3133097"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] K. Yu, L. Tan, C. Yang, K.-K.R. Choo, A.K. Bashir, J.J.P.C. Rodrigues, and T. Sato, \u201cA blockchain-based Shamir's threshold cryptography scheme for data protection in industrial internet of things settings,\u201d IEEE Internet Things J., vol.9, no.11, pp.8154-8167, June 2022, doi: 10.1109\/JIOT.2021.3125190. 10.1109\/jiot.2021.3125190","DOI":"10.1109\/JIOT.2021.3125190"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] H.L. Pham, T.H. Tran, T.D. Phan, V.T. Duong Le, D.K. Lam, and Y. Nakashima, \u201cDouble SHA-256 hardware architecture with compact message expander for Bitcoin mining,\u201d IEEE Access, vol.8, pp.139634-139646, 2020, doi: 10.1109\/ACCESS.2020.3012581. 10.1109\/access.2020.3012581","DOI":"10.1109\/ACCESS.2020.3012581"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] H.L. Pham, T.H. Tran, V.T. Duong Le, and Y. Nakashima, \u201cCompact message permutation for a fully pipelined BLAKE-256\/512 accelerator,\u201d IEEE Access, vol.10, pp.68740-68754, 2022, doi: 10.1109\/ACCESS.2022.3181410. 10.1109\/access.2022.3181410","DOI":"10.1109\/ACCESS.2022.3181410"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] H.L. Pham, T.H. Tran, V.T. Duong Le, and Y. Nakashima, \u201cA high-efficiency FPGA-based multimode SHA-2 accelerator,\u201d IEEE Access, vol.10, pp.11830-11845, 2022, doi: 10.1109\/ACCESS.2022.3146148. 10.1109\/access.2022.3146148","DOI":"10.1109\/ACCESS.2022.3146148"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] V.F. Pereira, E.D. Moreno, W.R.A. Dias, and D.O.D. dos Santos, \u201cSpecific processor in FPGA for BLAKE algorithm,\u201d 2013 IEEE 4th Latin American Symposium on Circuits and Systems (LASCAS), Cusco, Peru, pp.1-5, 2013, doi: 10.1109\/LASCAS.2013.6519011. 10.1109\/lascas.2013.6519011","DOI":"10.1109\/LASCAS.2013.6519011"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] Y. Zhang, J. Han, X. Weng, Z. He, and X. Zeng, \u201cDesign approach and implementation of application specific instruction set processor for SHA-3 BLAKE algorithm,\u201d IEICE Trans. Electron., vol.E95-C, no.8, pp.1415-1426, Aug. 2012. 10.1587\/transele.e95.c.1415","DOI":"10.1587\/transele.E95.C.1415"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] K. Shahbazi, M. Eshghi, and R. Faghih Mirzaee, \u201cDesign and implementation of an ASIP-based cryptography processor for AES, IDEA, and MD5,\u201d Engineering Science and Technology, an International Journal, vol.20, no.4, pp.1308-1317, 2017. Available at: https:\/\/doi.org\/10.1016\/j.jestch.2017.07.002 10.1016\/j.jestch.2017.07.002","DOI":"10.1016\/j.jestch.2017.07.002"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] G. Sayilar and D. Chiou, \u201cCryptoraptor: High throughput reconfigurable cryptographic processo,\u201d 2014 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), San Jose, CA, USA, pp.155-161, 2014, doi: 10.1109\/ICCAD.2014.7001346. 10.1109\/iccad.2014.7001346","DOI":"10.1109\/ICCAD.2014.7001346"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] C. Deng, B. Wang, L. Liu, M. Zhu, Y. Wu, H. Li, S. Yin, and S. Wei, \u201cA 60Gb\/s-level coarse-grained reconfigurable cryptographic processor with less than 1-W power,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.67, no.2, pp.375-379, Feb. 2020, doi: 10.1109\/TCSII.2019.2909046. 10.1109\/tcsii.2019.2909046","DOI":"10.1109\/TCSII.2019.2909046"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] Y. Du, W. Li, Z. Dai, and L. Nan, \u201cPVHArray: An energy-efficient reconfigurable cryptographic logic array with intelligent mapping,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.28, no.5, pp.1302-1315, May 2020, doi: 10.1109\/TVLSI.2020.2972392. 10.1109\/tvlsi.2020.2972392","DOI":"10.1109\/TVLSI.2020.2972392"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] H.L. Pham, T.H. Tran, V.T. Duong Le, and Y. Nakashima, \u201cA coarse grained reconfigurable architecture for SHA-2 acceleration,\u201d 2022 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), Lyon, France, pp.671-678, 2022, doi: 10.1109\/IPDPSW55747.2022.00117. 10.1109\/ipdpsw55747.2022.00117","DOI":"10.1109\/IPDPSW55747.2022.00117"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] W.-K. Lee, K. Jang, G. Song, H. Kim, S.O. Hwang, and H. Seo, \u201cEfficient implementation of lightweight hash functions on GPU and quantum computers for IoT applications,\u201d IEEE Access, vol.10, pp.59661-59674, 2022, doi: 10.1109\/ACCESS.2022.3179970. 10.1109\/access.2022.3179970","DOI":"10.1109\/ACCESS.2022.3179970"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] H. Choi and S.C. Seo, \u201cFast implementation of SHA-3 in GPU environment,\u201d IEEE Access, vol.9, pp.144574-144586, 2021, doi: 10.1109\/ACCESS.2021.3122466. 10.1109\/access.2021.3122466","DOI":"10.1109\/ACCESS.2021.3122466"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] J. Wang, T. Zhang, J. Song, N. Sebe, and H.T. Shen, \u201cA survey on learning to hash,\u201d IEEE Trans. Pattern Anal. Mach. Intell., vol.40, no.4, pp.769-790, April 2018, doi: 10.1109\/TPAMI.2017.2699960. 10.1109\/tpami.2017.2699960","DOI":"10.1109\/TPAMI.2017.2699960"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] R. Hamza, K. Muhammad, N. Arunkumar, and G. Ram\u00edRez-Gonz\u00e1Lez, \u201cHash based encryption for keyframes of diagnostic hysteroscopy,\u201d IEEE Access, vol.6, pp.60160-60170, 2018, doi: 10.1109\/ACCESS.2017.2762405. 10.1109\/access.2017.2762405","DOI":"10.1109\/ACCESS.2017.2762405"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] B.-L. Tan, K.-M. Mok, J.-J. Chang, W.-K. Lee, and S.O. Hwang, \u201cRISC32-LP: Low-power FPGA-based IoT sensor nodes with energy reduction program analyzer,\u201d IEEE Internet Things J., vol.9, no.6, pp.4214-4228, March 2022, doi: 10.1109\/JIOT.2021.3103035. 10.1109\/jiot.2021.3103035","DOI":"10.1109\/JIOT.2021.3103035"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] P. Li, W. Zhu, J. Chen, S. Yao, C.-F. Hsu, and G. Xiong, \u201cHigh-speed implementation of rainbow table method on heterogeneous multi-device architecture,\u201d Future Generation Computer Systems, vol.143, pp.293-304, 2023. doi: 10.1016\/j.future.2023.01.022. 10.1016\/j.future.2023.01.022","DOI":"10.1016\/j.future.2023.01.022"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] L. Liu, B. Wang, and S. Wei, Reconfigurable Cryptographic Processor, 1st ed., Springer Publishing Company, 2018. 10.1007\/978-981-10-8899-5","DOI":"10.1007\/978-981-10-8899-5_5"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] L. Liu, J. Zhu, Z. Li, Y. Lu, Y. Deng, J. Han, S. Yin, and S. Wei, \u201cA survey of coarse-grained reconfigurable architecture and design: Taxonomy, challenges, and applications,\u201d ACM Comput. Surv., vol.52, no.6, Article 118, pp.1-39, Nov. 2020. https:\/\/doi.org\/10.1145\/3357375 10.1145\/3357375","DOI":"10.1145\/3357375"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] S.M. Alrubei, E. Ball, and J.M. Rigelsford, \u201cThe use of blockchain to support distributed AI implementation in IoT systems,\u201d IEEE Internet Things J., vol.9, no.16, pp.14790-14802, Aug. 2022, doi: 10.1109\/JIOT.2021.3064176. 10.1109\/jiot.2021.3064176","DOI":"10.1109\/JIOT.2021.3064176"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] L. Liu, B. Wang, C. Deng, M. Zhu, S. Yin, and S. Wei, \u201cAnole: A highly efficient dynamically reconfigurable crypto-processor for symmetric-key algorithms,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.37, no.12, pp.3081-3094, Dec. 2018, doi: 10.1109\/TCAD.2018.2801229. 10.1109\/tcad.2018.2801229","DOI":"10.1109\/TCAD.2018.2801229"},{"key":"31","doi-asserted-by":"publisher","unstructured":"[18] C. Deng, B. Wang, L. Liu, M. Zhu, Y. Wu, H. Li, S. Yin, and S. Wei, \u201cA 60Gb\/s-level coarse-grained reconfigurable cryptographic processor with less than 1-W power,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.67, no.2, pp.375-379, Feb. 2020, doi: 10.1109\/TCSII.2019.2909046. 10.1109\/tcsii.2019.2909046","DOI":"10.1109\/TCSII.2019.2909046"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] Y. Peng, B. Li, D. Liu, and X. Peng, \u201cA high speed DMA transaction method for PCI express devices,\u201d 2009 IEEE Circuits and Systems International Conference on Testing and Diagnosis, Chengdu, China, pp.1-4, 2009, doi: 10.1109\/CAS-ICTD.2009.4960747. 10.1109\/cas-ictd.2009.4960747","DOI":"10.1109\/CAS-ICTD.2009.4960747"},{"key":"33","doi-asserted-by":"crossref","unstructured":"[33] C. Zinner and W. Kubinger, \u201cROS-DMA: A DMA double buffering method for embedded image processing with resource optimized slicing,\u201d 12th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'06), San Jose, CA, USA, pp.361-372, 2006, doi: 10.1109\/RTAS.2006.38. 10.1109\/rtas.2006.38","DOI":"10.1109\/RTAS.2006.38"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E107.A\/3\/E107.A_2023CIP0013\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T03:28:08Z","timestamp":1709350088000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E107.A\/3\/E107.A_2023CIP0013\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,1]]},"references-count":33,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2023cip0013","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,3,1]]},"article-number":"2023CIP0013"}}