{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,6]],"date-time":"2026-06-06T02:03:57Z","timestamp":1780711437549,"version":"3.54.1"},"reference-count":11,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2025,1,1]]},"DOI":"10.1587\/transfun.2023eap1165","type":"journal-article","created":{"date-parts":[[2024,7,15]],"date-time":"2024-07-15T22:13:02Z","timestamp":1721081582000},"page":"1-10","source":"Crossref","is-referenced-by-count":1,"title":["Reducing T-Count in Quantum Circuits Using Alternate Forms of the Relative Phase Toffoli Gate"],"prefix":"10.1587","volume":"E108.A","author":[{"given":"David","family":"CLARINO","sequence":"first","affiliation":[{"name":"Graduate School of Information Science and Engineering, Ritsumeikan University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shohei","family":"KURODA","sequence":"additional","affiliation":[{"name":"Graduate School of Information Science and Engineering, Ritsumeikan University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shigeru","family":"YAMASHITA","sequence":"additional","affiliation":[{"name":"Graduate School of Information Science and Engineering, Ritsumeikan University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] S. Yamashita, S. Minato, and D.M. Miller, \u201cDDMF: An efficient decision diagram structure for design verification of quantum circuits under a practical restriction,\u201d IEICE Trans. Fundamentals, vol.E91-A, no.12, pp.3793-3802, Dec. 2008. 10.1093\/ietfec\/e91-a.12.3793","DOI":"10.1093\/ietfec\/e91-a.12.3793"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] A. Barenco, C.H. Bennett, R. Cleve, D.P. DiVincenzo, N. Margolus, P. Shor, T. Sleator, J.A. Smolin, and H. Weinfurter, \u201cElementary gates for quantum computation,\u201d Phys. Rev. A, vol.52, pp.3457-3467, Nov. 1995. 10.1103\/physreva.52.3457","DOI":"10.1103\/PhysRevA.52.3457"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[4] D. Maslov, \u201cAdvantages of using relative-phase toffoli gates with an application to multiple control toffoli optimization,\u201d Physical Review A, vol.93, no.2, p.022311, 2016. 10.1103\/PhysRevA.93.022311","DOI":"10.1103\/PhysRevA.93.022311"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[5] S. Kuroda and S. Yamashita, \u201cOptimization of quantum Boolean circuits by relative-phase toffoli gates,\u201d RC 2022, pp.20-27, 2022. 10.1007\/978-3-031-09005-9_2","DOI":"10.1007\/978-3-031-09005-9_2"},{"key":"5","unstructured":"[6] G. Song and A. Klappenecker, \u201cThe simplified toffoli gate implementation by margolus is optimal,\u201d arXiv:quant-ph\/0312225, 2003. 10.48550\/arXiv.quant-ph\/0312225"},{"key":"6","unstructured":"[7] \u201cQiskit: An open-source framework for quantum computing,\u201d 2021."},{"key":"7","unstructured":"[8] \u201cBinary decision diagrams (BDDs) in pure python and cython wrappers of CUDD, sylvan, and BuDDy,\u201d https:\/\/github.com\/tulip-control\/dd, 2022."},{"key":"8","doi-asserted-by":"crossref","unstructured":"[9] R. Wille, D. Gro\u00dfe, L. Teuber, G.W. Dueck, and R. Drechsler, \u201cRevLib: An online resource for reversible functions and reversible circuits,\u201d Int\u2019l Symp. on Multi-Valued Logic, pp.220-225, 2008. 10.1109\/ISMVL.2008.43 RevLib is available at http:\/\/www.revlib.org.","DOI":"10.1109\/ISMVL.2008.43"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[10] R. Wille and R. Drechsler, \u201cBDD-based synthesis of reversible logic for large functions,\u201d Design Automation Conf., pp.270-275, 2009. 10.1145\/1629911.1629984","DOI":"10.1145\/1629911.1629984"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[11] K. Fazel, M. Thornton, and J. Rice, \u201cESOP-based Toffoli gate cascade generation,\u201d Proc. IEEE Pacific Rim Conference on Communications, pp.206-209, 2007. 10.1109\/pacrim.2007.4313212","DOI":"10.1109\/PACRIM.2007.4313212"},{"key":"11","unstructured":"[12] D. Maslov, G.W. Dueck, and N. Scott, \u201cReversible logic synthesis benchmarks page,\u201d 2005. http:\/\/webhome.cs.uvic.ca\/~dmaslov"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E108.A\/1\/E108.A_2023EAP1165\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,4]],"date-time":"2025-01-04T03:18:50Z","timestamp":1735960730000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E108.A\/1\/E108.A_2023EAP1165\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,1]]},"references-count":11,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2023eap1165","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,1,1]]},"article-number":"2023EAP1165"}}