{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,5,5]],"date-time":"2024-05-05T00:21:52Z","timestamp":1714868512891},"reference-count":8,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2024,5,1]]},"DOI":"10.1587\/transfun.2023gcl0002","type":"journal-article","created":{"date-parts":[[2023,12,4]],"date-time":"2023-12-04T22:12:28Z","timestamp":1701727948000},"page":"746-750","source":"Crossref","is-referenced-by-count":0,"title":["Investigation and Improvement on Self-Dithered MASH \u0394\u03a3 Modulator for Fractional-N Frequency Synthesis"],"prefix":"10.1587","volume":"E107.A","author":[{"given":"Yuyang","family":"ZHU","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and Information Systems, The University of Tokyo"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zunsong","family":"YANG","sequence":"additional","affiliation":[{"name":"Systems Design Lab., School of Engineering, The University of Tokyo"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masaru","family":"OSADA","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Information Systems, The University of Tokyo"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haoming","family":"ZHANG","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Information Systems, The University of Tokyo"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tetsuya","family":"IIZUKA","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Information Systems, The University of Tokyo"},{"name":"Systems Design Lab., School of Engineering, The University of Tokyo"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] T.A.D. Riley, M.A. Copeland, and T.A. Kwasniewski, \u201cDelta-sigma modulation in fractional-N frequency synthesis,\u201d IEEE J. Solid-State Circuits, vol.28, no.5, pp.553-559, May 1993. 10.1109\/4.229400","DOI":"10.1109\/4.229400"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] K. Hosseini and M.P. Kennedy, \u201cMathematical analysis of a prime modulus quantizer MASH digital delta-sigma modulator,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.54, no.12, pp.1105-1109, Dec. 2007. 10.1109\/tcsii.2007.905877","DOI":"10.1109\/TCSII.2007.905877"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] K. Hosseini and M.P. Kennedy, \u201cMaximum sequence length MASH digital delta-sigma modulators,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers, vol.54, no.12, pp.2628-2638, Dec. 2007. 10.1109\/tcsi.2007.905653","DOI":"10.1109\/TCSI.2007.905653"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] S.I. Saeed, K. Mahmood, and M. e Munir, \u201cDesign of an error output feedback digital delta sigma modulator with in-stage dithering for spur-free output spectrum,\u201d International Journal of Advanced Computer Science and Applications, vol.9, no.9, pp.313-318, 2018. 10.14569\/ijacsa.2018.090941","DOI":"10.14569\/IJACSA.2018.090941"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] S. Pamarti and I. Galton, \u201cLSB dithering in MASH delta-sigma D\/A converters,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers, vol.54, no.4, pp.779-790, April 2007. 10.1109\/tcsi.2006.888780","DOI":"10.1109\/TCSI.2006.888780"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] V.R. Gonzalez-Diaz, M.A. Garcia-Andrade, G.E. Flores-Verdad, and F. Maloberti, \u201cEfficient dithering in MASH sigma-delta modulators for fractional frequency synthesizers,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers, vol.57, no.9, pp.2394-2403, Sept. 2010. 10.1109\/tcsi.2010.2043172","DOI":"10.1109\/TCSI.2010.2043172"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] Z. Xu, J.G. Lee, and S. Masui, \u201cSelf-dithered digital delta-sigma modulators for fractional-N PLL,\u201d IEICE Trans. Electron., vol.94, no.6, pp.1065-1068, 2011. 10.1587\/transele.e94.c.1065","DOI":"10.1587\/transele.E94.C.1065"},{"key":"8","unstructured":"[8] B.D. Muer and M. Steyaert, CMOS Fractional-N Synthesizers, Springer, New York, 2003. 10.1007\/b101854"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E107.A\/5\/E107.A_2023GCL0002\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,4]],"date-time":"2024-05-04T03:21:37Z","timestamp":1714792897000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E107.A\/5\/E107.A_2023GCL0002\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,1]]},"references-count":8,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2023gcl0002","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,5,1]]},"article-number":"2023GCL0002"}}