{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,5,5]],"date-time":"2024-05-05T00:20:33Z","timestamp":1714868433566},"reference-count":21,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2024,5,1]]},"DOI":"10.1587\/transfun.2023gcp0003","type":"journal-article","created":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T22:13:06Z","timestamp":1698876786000},"page":"709-718","source":"Crossref","is-referenced-by-count":0,"title":["A Mueller-M\u00fcller CDR with False-Lock-Aware Locking Scheme for a 56-Gb\/s ADC-Based PAM4 Transceiver"],"prefix":"10.1587","volume":"E107.A","author":[{"given":"Fumihiko","family":"TACHIBANA","sequence":"first","affiliation":[{"name":"Kioxia Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huy","family":"CU NGO","sequence":"additional","affiliation":[{"name":"Kioxia Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Go","family":"URAKAWA","sequence":"additional","affiliation":[{"name":"Kioxia Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takashi","family":"TOI","sequence":"additional","affiliation":[{"name":"Kioxia Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mitsuyuki","family":"ASHIDA","sequence":"additional","affiliation":[{"name":"Kioxia Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuta","family":"TSUBOUCHI","sequence":"additional","affiliation":[{"name":"Kioxia Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mai","family":"NOZAWA","sequence":"additional","affiliation":[{"name":"Kioxia Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junji","family":"WADATSUMI","sequence":"additional","affiliation":[{"name":"Kioxia Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroyuki","family":"KOBAYASHI","sequence":"additional","affiliation":[{"name":"Kioxia Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"DEGUCHI","sequence":"additional","affiliation":[{"name":"Kioxia Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] Y. Frans, J. Shin, L. Zhou, P. Upadhyaya, J. Im, V. Kireev, M. Elzeftawi, H. Hedayati, T. Pham, S. Asuncion, C. Borrelli, G. Zhang, H. Zhang, and K. Chang, \u201cA 56-Gb\/s PAM4 wireline transceiver using a 32-way time-interleaved SAR ADC in 16-nm FinFET,\u201d IEEE J. Solid-State Circuits, vol.52, no.4, pp.1101-1110, April 2017. 10.1109\/jssc.2016.2632300","DOI":"10.1109\/JSSC.2016.2632300"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] J. Hudner, D. Carey, R. Casey, K. Hearne, P.W.D.F. Neto, I. Chlis, M. Erett, C.F. Poon, A. Laraba, H. Zhang, S.L.C. Ambatipudi, D. Mahashin, P. Upadhyaya, Y. Frans, and K. Chang, \u201cA 112Gb\/s PAM4 wireline receiver using a 64-way time-interleaved SAR ADC in 16nm FinFET,\u201d IEEE Symp. VLSI Circuits, June 2018. 10.1109\/vlsic.2018.8502436","DOI":"10.1109\/VLSIC.2018.8502436"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] P. Upadhyaya, C.F. Poon, S.W. Lim, J. Cho, A. Roldan, W. Zhang, J. Namkoong, T. Pham, B. Xu, W. Lin, H. Zhang, N. Narang, K.H. Tan, G. Zhang, Y. Frans, and K. Chang, \u201cA fully adaptive 19-58-Gb\/s PAM-4 and 9.5-29-Gb\/s NRZ wireline transceiver with configurable ADC in 16-nm FinFET,\u201d IEEE J. Solid-State Circuits, vol.54, no.1, pp.18-28, Jan. 2019. 10.1109\/jssc.2018.2875091","DOI":"10.1109\/JSSC.2018.2875091"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] S. Kiran, S. Cai, Y. Luo, S. Hoyos, and S. Palermo, \u201cA 52-Gb\/s ADC-based PAM-4 receiver with comparator-assisted 2-bit\/stage SAR ADC and partially unrolled DFE in 65-nm CMOS,\u201d IEEE J. Solid-State Circuits, vol.54, no.3, pp.659-671, March 2019. 10.1109\/jssc.2018.2878850","DOI":"10.1109\/JSSC.2018.2878850"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] M. Pisati, A. Minuti, G. Bollati, F. Giunco, R.G. Massolini, G. Cesura, F. De Bernardinis, P. Pascale, C. Nani, N. Ghittori, E. Pozzati, M. Sosio, M. Garampazzi, and A. Milani, \u201cA 243-mW 1.25-56-Gb\/s continuous range PAM-4 42.5-dB IL ADC\/DAC-based transceiver in 7-nm FinFET,\u201d IEEE J. Solid-State Circuits, vol.55, no.1, pp.6-18, Jan. 2020. 10.1109\/jssc.2019.2936307","DOI":"10.1109\/JSSC.2019.2936307"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] Y. Krupnik, Y. Perelman, I. Levin, Y. Sanhedrai, R. Eitan, A. Khairi, Y. Shifman, Y. Landau, U. Virobnik, N. Dolev, A. Meisler, and A. Cohen, \u201c112-Gb\/s PAM4 ADC-based SERDES receiver with resonant AFE for long-reach channels,\u201d IEEE J. Solid-State Circuits, vol.55, no.4, pp.1077-1085, April 2020. 10.1109\/jssc.2019.2959511","DOI":"10.1109\/JSSC.2019.2959511"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] H. Lin, C. Boecker, M. Hossain, S. Tangirala, R. Vu, S. Vamvakos, E. Groen, S. Li, P. Choudhary, N. Wang, M. Shibata, H. Taghavi, M. van Ierssel, A. Maniyar, A. Wodkowski, N. Nguyen, and S. Desai, \u201cA 4\u00d7112Gb\/s ADC-DSP based multistandard receiver in 7nm FinFET,\u201d IEEE Symp. VLSI Circuits, June 2020. 10.1109\/vlsicircuits18222.2020.9162802","DOI":"10.1109\/VLSICircuits18222.2020.9162802"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] J. Im, K. Zheng, C.-H.A. Chou, L. Zhou, J.W. Kim, S. Chen, Y. Wang, H.-W. Hung, K. Tan, W. Lin, A.B. Roldan, D. Carey, I. Chlis, R. Casey, A. Bekele, Y. Cao, D. Mahashin, H. Ahn, H. Zhang, Y. Frans, and K. Chang, \u201cA 112-Gb\/s PAM4 long-reach wireline transceiver using a 36-way time-interleaved SAR ADC and inverter-based RX analog front-end in 7-nm FinFET,\u201d IEEE J. Solid-State Circuits, vol.56, no.1, pp.7-18, Jan. 2021. 10.1109\/jssc.2020.3024261","DOI":"10.1109\/JSSC.2020.3024261"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] M.A. LaCroix, E. Chong, W. Shen, E. Nir, F.A. Musa, H. Mei, M.-M. Mohsenpour, S. Lebedev, B. Zamanlooy, C. Carvalho, Q. Xin, D. Petrov, H. Wong, H. Ho, Y. Xu, S.N. Shahi, P. Krotnev, C. Feist, H. Huang, and D. Tonietto, \u201cA 116Gb\/s DSP-based wireline transceiver in 7nm CMOS achieving 6pJ\/b at 45dB loss in PAM-4\/duo-PAM-4 and 52dB in PAM-2,\u201d IEEE ISSCC, Feb. 2021. 10.1109\/isscc42613.2021.9366030","DOI":"10.1109\/ISSCC42613.2021.9366030"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] A. Varzaghani, B. Bozorgzadeh, J. Lam, A. Goel, X. Yuan, M. Elzeftawi, M. Izad, S. Sarkar, A. Baldisserotto, S.-R. Ryu, S. Mikes, J. Hwang, V. Joshi, S. Naraghi, D. Kadia, M. Ranjbar, P. Lee, D. Loizos, S. Zogopoulos, S. Verma, and S. Sidiropoulos, \u201cA 1-to-112Gb\/s DSP-based wireline transceiver with a flexible clocking scheme in 5nm FinFET,\u201d IEEE Symp. VLSI Circuits, June 2022. 10.1109\/vlsitechnologyandcir46769.2022.9830304","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830304"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] A. Khairi, Y. Krupnik, A. Laufer, Y. Segal, M. Cusmai, I. Levin, A. Gordon, Y. Sabag, V. Rahinski, I. Lotan, G. Ori, N. Familia, S. Litski, T.W. Grafi, U. Virobnik, D. Lazar, Y. Horwitz, A. Balankutty, S. Kiran, S. Palermo, P.M. Li, F. O'Mahony, and A. Cohen, \u201cA 1.41-pJ\/b 224-Gb\/s PAM4 6-bit ADC-based SerDes receiver with hybrid AFE capable of supporting long reach channels,\u201d IEEE J. Solid-State Circuits, vol.58, no.1, pp.8-18, Jan. 2023. 10.1109\/jssc.2022.3211475","DOI":"10.1109\/JSSC.2022.3211475"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] R. Yousry, E. Chen, Y.-M. Ying, M. Abdullatif, M. Elbadry, A. ElShater, T.-B. Liu, J. Lee, D. Ramachandran, K. Wang, C.-H. Weng, M.-L. Wu, and T. Ali, \u201c1.7pJ\/b 112Gb\/s XSR transceiver for intra-package communication in 7nm FinFET technology,\u201d IEEE ISSCC, Feb. 2021. 10.1109\/isscc42613.2021.9365752","DOI":"10.1109\/ISSCC42613.2021.9365752"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] R. Shivnaraine, M.V. Ierssel, K. Farzan, D. Diclemente, G. Ng, N. Wang, J. Musayev, G. Dutta, M. Shibata, A. Moradi, H. Vahedi, M. Farzad, P. Kainth, M. Yu, N. Nguyen, J. Pham, and A. McLaren, \u201cA 26.5625-to-106.25Gb\/s XSR SerDes with 1.55pJ\/b efficiency in 7nm CMOS,\u201d IEEE ISSCC, Feb. 2021. 10.1109\/isscc42613.2021.9365975","DOI":"10.1109\/ISSCC42613.2021.9365975"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] B. Ye, K. Sheng, W. Gai, H. Niu, B. Zhang, Y. He, S. Jia, C. Chen, and J. Yu, \u201cA 2.29pJ\/b 112Gb\/s wireline transceiver with RX 4-Tap FFE for medium-reach applications in 28nm CMOS,\u201d IEEE ISSCC, Feb. 2022. 10.1109\/isscc42614.2022.9731591","DOI":"10.1109\/ISSCC42614.2022.9731591"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] B. Zand, M. Bichan, A. Mahmoodi, M. Shashaani, J. Wang, R. Shulyzki, J. Guthrie, K. Tyshchenko, J. Zhao, E. Liu, N. Soltani, A. Freeman, R. Anand, S. Rubab, R. Khela, S. Sharifian, and K. Herterich, \u201cA 1-58.125Gb\/s, 5-33dB IL multi-protocol Ethernet-compliant analog PAM-4 receiver with 16 DFE Taps in 10nm,\u201d IEEE ISSCC, Feb. 2022. 10.1109\/isscc42614.2022.9731768","DOI":"10.1109\/ISSCC42614.2022.9731768"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] K. Mueller and M. M\u00fcller, \u201cTiming recovery in digital synchronous data receivers,\u201d IEEE Trans. Commun., vol.24, no.5, pp.516-531, May 1976. 10.1109\/tcom.1976.1093326","DOI":"10.1109\/TCOM.1976.1093326"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] M.-C. Choi, H.-G. Ko, J. Oh, H.-Y. Joo, K. Lee, and D.-K. Jeong, \u201cA 0.1-pJ\/b\/dB 28-Gb\/s maximum-eye tracking, weight-adjusting MM CDR and adaptive DFE with single shared error sampler,\u201d IEEE Symp. VLSI Circuits, June 2020. 10.1109\/vlsicircuits18222.2020.9162791","DOI":"10.1109\/VLSICircuits18222.2020.9162791"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] R. Dokania, A. Kern, M. He, A. Faust, R. Tseng, S. Weaver, K. Yu, C. Bil, T. Liang, and F. O'Mahony, \u201cA 5.9pJ\/b 10Gb\/s serial link with unequalized MM-CDR in 14nm tri-gate CMOS,\u201d IEEE ISSCC, Feb. 2015. 10.1109\/isscc.2015.7062987","DOI":"10.1109\/ISSCC.2015.7062987"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] F. Tachibana, H.C. Ngo, G. Urakawa, T. Toi, M. Ashida, Y. Tsubouchi, M. Nozawa, J. Wadatsumi, H. Kobayashi, and J. Deguchi, \u201cA 56-Gb\/s PAM4 transceiver with false-lock-aware locking scheme for Mueller-M\u00fcller CDR,\u201d IEEE ESSCIRC, Sept. 2022. 10.1109\/esscirc55480.2022.9911409","DOI":"10.1109\/ESSCIRC55480.2022.9911409"},{"key":"20","unstructured":"[20] B. Razavi, RF Microelectronics, 2nd ed., Prentice Hall, 2011."},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] G. Urakawa, H. Kobayashi, J. Deguchi, and R. Fujimoto, \u201cA noise-canceling charge pump for area efficient PLL design,\u201d IEEE Symp. RFIT, Sept. 2020. 10.1109\/rfit49453.2020.9226191","DOI":"10.1109\/RFIT49453.2020.9226191"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E107.A\/5\/E107.A_2023GCP0003\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,4]],"date-time":"2024-05-04T03:21:46Z","timestamp":1714792906000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E107.A\/5\/E107.A_2023GCP0003\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,1]]},"references-count":21,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2023gcp0003","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,5,1]]},"article-number":"2023GCP0003"}}