{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,24]],"date-time":"2024-10-24T19:40:26Z","timestamp":1729798826187,"version":"3.28.0"},"reference-count":24,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2024,1,1]]},"DOI":"10.1587\/transfun.2023kep0011","type":"journal-article","created":{"date-parts":[[2023,7,20]],"date-time":"2023-07-20T22:13:37Z","timestamp":1689891217000},"page":"105-113","source":"Crossref","is-referenced-by-count":0,"title":["A Single-Inverter-Based True Random Number Generator with On-Chip Clock-Tuning-Based Entropy Calibration Circuit"],"prefix":"10.1587","volume":"E107.A","author":[{"given":"Xingyu","family":"WANG","sequence":"first","affiliation":[{"name":"Graduate School of Information, Production and Systems, Waseda University"}]},{"given":"Ruilin","family":"ZHANG","sequence":"additional","affiliation":[{"name":"Graduate School of Information, Production and Systems, Waseda University"}]},{"given":"Hirofumi","family":"SHINOHARA","sequence":"additional","affiliation":[{"name":"Graduate School of Information, Production and Systems, Waseda University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] M. Alioto, \u201cAggressive design reuse for ubiquitous zero-trust edge security \u2014 From physical design to machine learning-based hardware patching,\u201d IEEE Open J\/ Solid-State Circuits Soc., vol.3, pp.1-16, 2023. 10.1109\/ojsscs.2022.3223274","DOI":"10.1109\/OJSSCS.2022.3223274"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] J.S. Friedman, L.E. Calvet, P. Bessi\u00e8re, J. Droulez, and D. Querlioz, \u201cBayesian inference with Muller C-elements,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers, vol.63, no.6, pp.895-904, June 2016. 10.1109\/tcsi.2016.2546064","DOI":"10.1109\/TCSI.2016.2546064"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] G. Pedretti, V. Milo, S. Ambrogio, R. Carboni, S. Bianchi, A. Calderoni, N. Ramaswamy, A.S. Spinelli, and D. Ielmini, \u201cStochastic learning in neuromorphic hardware via spike timing dependent plasticity with RRAM synapses,\u201d IEEE J. Emerg. Sel. Topics Circuits Syst., vol.8, no.1, pp.77-85, March 2018. 10.1109\/jetcas.2017.2773124","DOI":"10.1109\/JETCAS.2017.2773124"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] S.K. Mathew, S. Srinivasan, M.A. Anders, H. Kaul, S.K. Hsu, F. Sheikh, A. Agarwal, S. Satpathy, and R.K. Krishnamurthy, \u201c2.4Gbps, 7mW all-digital PVT-variation tolerant true random number generator for 45nm CMOS high-performance microprocessors,\u201d IEEE J. Solid-State Circuits, vol.47, no.11, pp.2807-2821, Nov. 2012. 10.1109\/jssc.2012.2217631","DOI":"10.1109\/JSSC.2012.2217631"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] S.K. Satpathy, S.K. Mathew, R. Kumar, V. Suresh, M.A. Anders, H. Kaul, A. Agarwal, S. Hsu, R.K. Krishnamurthy, and V. De, \u201cAn all-digital unified physically unclonable function and true random number generator featuring self-calibrating hierarchical Von Neumann extraction in 14-nm tri-gate CMOS,\u201d IEEE J. Solid-State Circuits, vol.54, no.4, pp.1074-1085, April 2019. 10.1109\/jssc.2018.2886350","DOI":"10.1109\/JSSC.2018.2886350"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] R. Zhang, X. Wang, K. Liu, and H. Shinohara, \u201cA 0.186-pJ per bit latch-based true random number generator featuring mismatch compensation and random noise enhancement,\u201d IEEE J. Solid-State Circuits, vol.57, no.8, pp.2498-2508, Aug. 2022. 10.1109\/jssc.2021.3137312","DOI":"10.1109\/JSSC.2021.3137312"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] X. Wang, R. Zhang, Y. Wang, K. Liu, X. Wang, and H. Shinohara, \u201cA 0.116pJ\/bit latch-based true random number generator with static inverter selection and noise enhancement,\u201d 2022 International Symposium on VLSI Design, Automation and Test (VLSI-DAT), Hsinchu, Taiwan, pp.1-4, 2022. 10.1109\/vlsi-dat54769.2022.9768078","DOI":"10.1109\/VLSI-DAT54769.2022.9768078"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] Y. Cao, X. Zhao, W. Zheng, Y. Zheng, and C.-H. Chang, \u201cA new energy-efficient and high throughput two-phase multi-bit per cycle ring oscillator-based true random number generator,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers, vol.69, no.1, pp.272-283, Jan. 2022. 10.1109\/tcsi.2021.3087512","DOI":"10.1109\/TCSI.2021.3087512"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] K. Yang, D. Blaauw, and D. Sylvester, \u201cAn all-digital edge racing true random number generator robust against PVT variations,\u201d IEEE J. Solid-State Circuits, vol.51, no.4, pp.1022-1031, April 2016. 10.1109\/jssc.2016.2519383","DOI":"10.1109\/JSSC.2016.2519383"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] E. Kim, M. Lee, and J. Kim, \u201c8.2 8Mb\/s 28Mb\/mJ robust true-random-number generator in 65nm CMOS based on differential ring oscillator with feedback resistors,\u201d 2017 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, pp.144-145, 2017. 10.1109\/isscc.2017.7870302","DOI":"10.1109\/ISSCC.2017.7870302"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] R. Brederlow, R. Prakash, C. Paulus, and R. Thewes, \u201cA low-power true random number generator using random telegraph noise of single oxide-traps,\u201d 2006 IEEE International Solid State Circuits Conference-Digest of Technical Papers, San Francisco, CA, pp.1666-1675, 2006. 10.1109\/isscc.2006.1696222","DOI":"10.1109\/ISSCC.2006.1696222"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] M. Matsumoto, S. Yasuda, R. Ohba, K. Ikegami, T. Tanamoto, and S. Fujita, \u201c1200\u03bcm<sup>2<\/sup> physical random-number generators based on SiN MOSFET for secure smart-card application,\u201d 2008 IEEE International Solid-State Circuits Conference-Digest of Technical Papers, pp.414-624, 2008. 10.1109\/isscc.2008.4523233","DOI":"10.1109\/ISSCC.2008.4523233"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] X. Wang, H. Liu, R. Zhang, K. Liu, and H. Shinohara, \u201cAn inverter-based true random number generator with 4-bit Von-Neumann post-processing circuit,\u201d 2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS), Springfield, MA, USA, pp.285-288, 2020. 10.1109\/mwscas48704.2020.9184449","DOI":"10.1109\/MWSCAS48704.2020.9184449"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] R. Zhang, X. Wang, and H. Shinohara, \u201cEnergy-efficient post-processing technique having high extraction efficiency for true random number generators,\u201d IEICE Trans. Electron., vol.E104-C, no.7, pp.300-308, July 2021. 10.1587\/transele.2020cdp0006","DOI":"10.1587\/transele.2020CDP0006"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] B. Razavi, \u201cThe StrongARM latch [A Circuit for All Seasons],\u201d IEEE Solid-State Circuits Mag., vol.7, no.2, pp.12-17, Spring 2015. 10.1109\/mssc.2015.2418155","DOI":"10.1109\/MSSC.2015.2418155"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] Z. Cui, B. Zheng, Y. Piao, S. Liu, R. Xie, and H. Shinohara, \u201cMeasurement of mismatch factor and noise of SRAM PUF using small bias voltage,\u201d International Conference of Microelectronic Test Structures (ICMTS), pp.1-4, 2017. 10.1109\/icmts.2017.7954264","DOI":"10.1109\/ICMTS.2017.7954264"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] R. Zhang, S. Chen, C. Wan, and H. Shinohara, \u201cHigh-throughput Von Neumann post-processing for random number generator,\u201d International Symposium on VLSI Design, Automation and Test (VLSI-DAT), Hsinchu, Taiwan, pp.1-4, 2018. 10.1109\/vlsi-dat.2018.8373253","DOI":"10.1109\/VLSI-DAT.2018.8373253"},{"key":"18","unstructured":"[18] G.E.P. Box, G.M. Jenkins, G.C. Reinsel, and G.M. Ljung, Time Series Analysis: Forecasting and Control, John Wiley &amp; Sons, 2015."},{"key":"19","unstructured":"[19] A. Rukhin, et al., \u201cA statistical test suite for random and pseudorandom number generators for cryptographic applications,\u201d Nat. Inst. Standards Technol., NIST Special Publication 800-22A, 2010."},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] M.S. Turan, E. Barker, J. Kelsey, K.A. McKay, M.L. Baish, and M. Boyle, \u201cRecommendation for the entropy sources used for random bit generation,\u201d Nat. Inst. Standards Technol., NIST Special Publication 800-90B, 2018. 10.6028\/nist.sp.800-90b","DOI":"10.6028\/NIST.SP.800-90B"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] R. Maes, V. Rozic, I. Verbauwhede, P. Koeberl, E. van der Sluis, and V. van der Leest, \u201cExperimental evaluation of physically unclonable functions in 65nm CMOS,\u201d Proc. ESSCIRC (ESSCIRC), Bordeaux, France, pp.486-489, 2012. 10.1109\/esscirc.2012.6341361","DOI":"10.1109\/ESSCIRC.2012.6341361"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] K. Liu, X. Chen, H. Pu, and H. Shinohara, \u201cA 0.5-V hybrid SRAM physically unclonable function using hot carrier injection burn-in for stability reinforcement,\u201d IEEE J. Solid-State Circuits, vol.56, no.7, pp.2193-2204, July 2021. 10.1109\/jssc.2020.3035207","DOI":"10.1109\/JSSC.2020.3035207"},{"key":"23","unstructured":"[23] https:\/\/ptm.asu.edu\/"},{"key":"24","unstructured":"[24] N. Weste and D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective, 4th ed., Addison-Wesley, 2010."}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E107.A\/1\/E107.A_2023KEP0011\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,24]],"date-time":"2024-10-24T19:07:53Z","timestamp":1729796873000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E107.A\/1\/E107.A_2023KEP0011\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1,1]]},"references-count":24,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2023kep0011","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"type":"print","value":"0916-8508"},{"type":"electronic","value":"1745-1337"}],"subject":[],"published":{"date-parts":[[2024,1,1]]},"article-number":"2023KEP0011"}}