{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,3]],"date-time":"2024-03-03T00:07:19Z","timestamp":1709424439469},"reference-count":14,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2024,3,1]]},"DOI":"10.1587\/transfun.2023vlp0002","type":"journal-article","created":{"date-parts":[[2023,9,24]],"date-time":"2023-09-24T23:00:25Z","timestamp":1695596425000},"page":"557-565","source":"Crossref","is-referenced-by-count":0,"title":["Input Data Format for Sparse Matrix in Quantum Annealing Emulator"],"prefix":"10.1587","volume":"E107.A","author":[{"given":"Sohei","family":"SHIMOMAI","sequence":"first","affiliation":[{"name":"Waseda University"}]},{"given":"Kei","family":"UEDA","sequence":"additional","affiliation":[{"name":"Fujitsu"}]},{"given":"Shinji","family":"KIMURA","sequence":"additional","affiliation":[{"name":"Waseda University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] J. Singh and M. Singh, \u201cEvolution in quantum computing,\u201d Proc IEEE International Conference System Modeling & Advancement in Research Trends, pp.1-4, Nov. 2016. 10.1109\/sysmart.2016.7894533","DOI":"10.1109\/SYSMART.2016.7894533"},{"key":"2","unstructured":"[2] S. Tsukamoto, M. Takatsu, S. Matubara, and H. Tamura, \u201cHigh-speed architecture for combinatorial optimization problems,\u201d Fujitsu vol.68, pp.8-14, June 2017 (in Japanese)."},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] T. Kadowaki and H. Nishimori, \u201cQuantum annealing in the transverse Ising model,\u201d Phys. Rev. E, vol.58, no.5, pp.5355-5363, 1998. 10.1103\/physreve.58.5355","DOI":"10.1103\/PhysRevE.58.5355"},{"key":"4","unstructured":"[4] M. Yamaoka, C. Yoshimura, M. Hayashi, T. Okuyama, H. Aoki, H. Mizuno, \u201cBasic research on AI \u2014 Ising computer \u2014 ,\u201d Hitachi vol.98, pp.272-273, April 2016"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] H.M. Waidyasooriya, Y. Araki, and M. Hariyama, \u201cAccelerator architecture for simulated quantum annealing based on resource utilization aware scheduling and its implementation using OpenCL,\u201d International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS), pp.336-340, Nov. 2018. 10.1109\/ispacs.2018.8923263","DOI":"10.1109\/ISPACS.2018.8923263"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] M. Suzuki, S. Miyashita, and A. Kuroda, \u201cMonte Carlo simulation of quantum spin systems. I,\u201d Progress of The erotica Physics, vol.58, no.5, pp.1377-1387, 1977. 10.1143\/ptp.58.1377","DOI":"10.1143\/PTP.58.1377"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] T. Okuyama, M. Hayashi, and M. Yamaoka, \u201cAn Ising computer based on simulated quantum annealing path integral Monte Carlo method,\u201d Proc. IEEE International Conference on Rebooting Computing, pp.1-6, Nov. 2017. 10.1109\/icrc.2017.8123652","DOI":"10.1109\/ICRC.2017.8123652"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] H.M. Waidyasooriya and M. Hariyama, \u201cHighly-parallel FPGA accelerator for simulated quantum annealing,\u201d IEEE Trans. Emerg. Topics Comput., vol.9, no.4, pp.2019-2029, Oct.-Dec. 2021. 10.1109\/tetc.2019.2957177","DOI":"10.1109\/TETC.2019.2957177"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] A. Buluc, J.T. Fineman, M. Frigo, J.R. Gilbert, and C.E. Leiserson, \u201cParallel sparse matrix-vector and matrix-transpose-vector multiplication using compressed sparse blocks,\u201d SPAA'09, pp.233-244, Aug. 2009. 10.1145\/1583991.1584053","DOI":"10.1145\/1583991.1584053"},{"key":"10","unstructured":"[10] N. Soga, S. Sato, and H. Nakahara, \u201cModel compression for ECG outlier detector hardware using sparse robust auto encoder,\u201d IEICE Technical Report, VLD2018-114C, Feb. 2019 (in Japanese)."},{"key":"11","unstructured":"[11] R. Kastner, J. Matai, and S. Neuendorffer, \u201cParallel programming for FPGAs,\u201d arXiv e-print abs\/1805.03648, 2018. 10.48550\/arXiv.1805.03648"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] S. Shimomai, K. Ueda, and S. Kimura, \u201cCompressed input data format of quantum annealing emulator,\u201d 2023 Data Compression Conference (DCC), pp.362-362, March 2023. 10.1109\/dcc55655.2023.00088","DOI":"10.1109\/DCC55655.2023.00088"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] K. Ikeda, Y. Nakamura, and T.S. Humble, \u201cApplication of quantum annealing to nurse scheduling problem,\u201d Sci. Rep., vol.9, Article number: 12837, Sept. 2019. 10.1038\/s41598-019-49172-3","DOI":"10.1038\/s41598-019-49172-3"},{"key":"14","unstructured":"[14] S. Shimomai and S. Kimura, \u201cTrotter based parallel processing of quantum annealing for FPGA,\u201d SASIMI 2022, pp.178-183, Oct. 2022."}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E107.A\/3\/E107.A_2023VLP0002\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T03:29:59Z","timestamp":1709350199000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E107.A\/3\/E107.A_2023VLP0002\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,1]]},"references-count":14,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2023vlp0002","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,3,1]]},"article-number":"2023VLP0002"}}