{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T04:27:20Z","timestamp":1730348840304,"version":"3.28.0"},"reference-count":18,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2024,3,1]]},"DOI":"10.1587\/transfun.2023vlp0015","type":"journal-article","created":{"date-parts":[[2023,10,9]],"date-time":"2023-10-09T22:29:09Z","timestamp":1696890549000},"page":"592-599","source":"Crossref","is-referenced-by-count":0,"title":["Technology Remapping Approach Using Multi-Gate Reconfigurable Cells for Post-Mask Functional ECO"],"prefix":"10.1587","volume":"E107.A","author":[{"given":"Tomohiro","family":"NISHIGUCHI","sequence":"first","affiliation":[{"name":"Graduate School of Engineering, Kobe University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nobutaka","family":"KUROKI","sequence":"additional","affiliation":[{"name":"Graduate School of Engineering, Kobe University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"NUMA","sequence":"additional","affiliation":[{"name":"Graduate School of Engineering, Kobe University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] M. LaPedus, \u201cCosts cast ICs into Darwinian struggle,\u201d EE Times, March 30, 2007."},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] A. Balasinski, \u201cOptimization of sub-100-nm designs for mask cost reduction,\u201d Journal of Microlithography, MEMS, and MOEMS, vol.3, no.2, pp.322-331, April 2004. 10.1117\/1.1668275","DOI":"10.1117\/1.1668275"},{"key":"3","unstructured":"[3] H. Foster, \u201c2020 Wilson Research Group functional verification study IC\/ASIC functional verification trend report,\u201d Siemens, 2020."},{"key":"4","unstructured":"[4] H. Inoue, T. Iwasaki, T. Sugane, M. Numa, and K. Yamamoto, \u201cApplication of error diagnosis technique to incremental synthesis,\u201d IEICE Trans. Fundamentals, vol.E86-A, no.12, pp.3214-3217, Dec. 2003."},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] Y.M. Kuo, Y.T. Chang, S.C. Chang, and M. Marek-Sadwska, \u201cSpare cells with constant insertion for engineering change,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.28, no.3, pp.456-460, March 2009. 10.1109\/tcad.2009.2013537","DOI":"10.1109\/TCAD.2009.2013537"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] J.H. Hung, Y.K. Yeh, Y.S. Tseng, and T.M. Hsieh, \u201cTechnology remapping for engineering change with wirelength consideration,\u201d Proc. IEEE International Symposium on Circuits and Systems 2010 (ISCAS 2010), pp.2602-2605, May 2010. 10.1109\/iscas.2010.5537091","DOI":"10.1109\/ISCAS.2010.5537091"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] I.H.R. Jiang, H.Y. Chang, L.G. Chang, and H.B. Hung, \u201cMatching-based minimum-cost spare cell selection for design changes,\u201d Proc. ACM\/IEEE Design Autom. Conf., pp.408-411, 2009. 10.1145\/1629911.1630018","DOI":"10.1145\/1629911.1630018"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] N.A. Modi and M. Marek-Sadowska, \u201cECO-Map: Technology remapping for post-mask ECO using simulated annealing,\u201d 2008 IEEE International Conference on Computer Design, pp.652-657, Oct. 2008. 10.1109\/iccd.2008.4751930","DOI":"10.1109\/ICCD.2008.4751930"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] K.H. Ho, Y.P. Chen, J.W. Fang, and Y.W. Chang, \u201cECO timing optimization using spare cells and technology remapping,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.29, no.5, pp.697-710, May 2010. 10.1109\/tcad.2010.2043573","DOI":"10.1109\/TCAD.2010.2043573"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] K.H. Ho, J.H.R. Jiang, and Y.W. Chang, \u201cTRECO: Dynamic technology remapping for timing engineering change orders,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.31, no.11, pp.1723-1733, Nov. 2012. 10.1109\/tcad.2012.2201480","DOI":"10.1109\/TCAD.2012.2201480"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] H.T. Chen, C.C. Chang, and T. Hwang, \u201cNew spare cell design for IR drop minimization in engineering change order,\u201d Proc. ACM\/IEEE Design Design Autom. Conf., pp.402-407, 2009. 10.1145\/1629911.1630017","DOI":"10.1145\/1629911.1630017"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] H.T. Chen, C.C. Chang, and T. Hwang, \u201cReconfigurable ECO cells for timing closure and IR drop minimization,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.18, no.12, pp.1686-1695, Dec. 2010. 10.1109\/tvlsi.2009.2026478","DOI":"10.1109\/TVLSI.2009.2026478"},{"key":"13","unstructured":"[13] H. Senzaki, T. Matsuyama, K. Watanabe, T. Hirose, N. Kuroki, and M. Numa, \u201cReconfigurable cells for post-mask ECO,\u201d SASIMI 2012, pp.199-204, March 2012."},{"key":"14","unstructured":"[14] Y. Kabata, T. Tenma, H. Senzaki, T. Hirose, N. Kuroki, M. Numa, \u201cReconfigurable cells and technology remapping for post-mask functional ECO,\u201d DA Symposium 2012, Aug. 2012 (in Japanese)."},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] H.Y. Chang, I.H.R. Jiang, and Y.W. Chang, \u201cECO optimization using metal-configurable gate-array spare cells,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.32, no.11, pp.1722-1733, Nov. 2013. 10.1109\/tcad.2013.2272540","DOI":"10.1109\/TCAD.2013.2272540"},{"key":"16","unstructured":"[16] Y. Futamura, T. Kawai, H. Horikoshi, and M. Tsutsumi, \u201cDevelopment of computer programs by problem analysis diagram (PAD),\u201d Proc. ICSE'81, pp.325-332, March 1981."},{"key":"17","unstructured":"[17] E.M. Sentovich, K.J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P.R. Stephan, R.K. Brayton, and A. Sangiovanni-Vincentelli, \u201cSIS: A system for sequential circuit synthesis,\u201d Electronics Research Laboratory Memorandum, no.UCB\/ERL M92\/41, pp.1-45, May 1992."},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] M. Konijnentmrgl, H. Linden, and J. Geuzebroek, \u201cBenchmarking DAT with the ITC'99 ATPG benchmarks,\u201d Proc. International Test Conference 1999, p.1127, 1999. 10.1109\/test.1999.805859","DOI":"10.1109\/TEST.1999.805859"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E107.A\/3\/E107.A_2023VLP0015\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T13:20:04Z","timestamp":1730294404000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E107.A\/3\/E107.A_2023VLP0015\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,1]]},"references-count":18,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2023vlp0015","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"type":"print","value":"0916-8508"},{"type":"electronic","value":"1745-1337"}],"subject":[],"published":{"date-parts":[[2024,3,1]]},"article-number":"2023VLP0015"}}