{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,5]],"date-time":"2025-07-05T04:10:10Z","timestamp":1751688610747,"version":"3.41.0"},"reference-count":21,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"7","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2025,7,1]]},"DOI":"10.1587\/transfun.2024eap1114","type":"journal-article","created":{"date-parts":[[2024,12,24]],"date-time":"2024-12-24T22:11:37Z","timestamp":1735078297000},"page":"928-936","source":"Crossref","is-referenced-by-count":0,"title":["Systematic Offset Voltage Reduction Methods Using Half-Circuit of Input Stage in the Two-Stage CMOS Operational Amplifiers and Comparators"],"prefix":"10.1587","volume":"E108.A","author":[{"given":"Kazumasa","family":"ARIMURA","sequence":"first","affiliation":[{"name":"Department of Materials and Informatics, Interdisciplinary Graduate School of Agriculture and Engineering, Miyazaki University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryoichi","family":"MIYAUCHI","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Faculty of Science and Technology, Tokyo University of Science"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koichi","family":"TANNO","sequence":"additional","affiliation":[{"name":"Faculty of Engineering, University of Miyazaki"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] K. Tanno, H. Matsumoto, O. Ishizuka, and Z. Tang, \u201cSimple CMOS voltage follower with resistive-load drivability,\u201d IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol.46, no.2, pp.172-177, Feb. 1999. 10.1109\/82.752947","DOI":"10.1109\/82.752947"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] I.U.K. Bogoda Appuhamylage, S. Okura, T. Ido, and K. Taniguchi, \u201cAn area-efficient, low-power CMOS fractional bandgap reference,\u201d IEICE Trans. Electron., vol.E94-C, no.6, pp.960-966, June 2011. 10.1587\/transele.e94.c.960","DOI":"10.1587\/transele.E94.C.960"},{"key":"3","unstructured":"[3] S. Ohayama, A. Hyogo, and K. Sekine, \u201cA design for low-voltage switched-opamp with on-phase high open-loop gain and off-phase high-output impedance,\u201d IEICE Trans. Electron., vol.E87-C, no.6, pp.1025-1028, June 2004."},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] S. Banik, T. Mahmud, M.M.H. Rasel, and Md. Hasanuzzaman, \u201cA high-performance low-power two-stage opamp realized in 90\u2006nm CMOS process for biomedical application,\u201d IEEE Region 10 Symp., Dhaka, Bangladesh, pp.827-830, June 2020. 10.1109\/tensymp50017.2020.9230957","DOI":"10.1109\/TENSYMP50017.2020.9230957"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] R. Prokop, \u201cDynamic input offset auto-compensation of continuously working opamp,\u201d 36th Int. Conf. TSP, Roma, Italy, pp.440-443, July 2013. 10.1109\/tsp.2013.6613970","DOI":"10.1109\/TSP.2013.6613970"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] P.J. Holzmann, R.J. Wiegerink, S.L.J. Gierkink, R.F. Wassenaar, and P. Stroet, \u201cA low-offset low-voltage CMOS op amp with rail-to-rail input and output,\u201d IEEE Int. Symp. Circuits Syst. (ISCAS), Atlanta, GA, USA, pp.179-182, May 1996. 10.1109\/iscas.1996.539838","DOI":"10.1109\/ISCAS.1996.539838"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] D. Long, X. Hong, and S. Dong, \u201cOptimal two-dimension common centroid layout generation for MOS transistors unit-circuit,\u201d IEEE Int. Symp. Circuits Syst. (ISCAS), Kobe, Japan, pp.2999-3002, May 2005. 10.1109\/iscas.2005.1465258","DOI":"10.1109\/ISCAS.2005.1465258"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] T. Hirata, R. Nishino, M. Shimoyama, M. Miyagawa, A. Yamada, S. Nakatake, and K. Tanno, \u201cSubblock-level matching layout for analog block-pair and its manufacturability evaluation,\u201d IEEE Int. Symp. Circuits Syst. (ISCAS), Lisbon, Portugal, pp.3012-3015, May 2015. 10.1109\/iscas.2015.7169321","DOI":"10.1109\/ISCAS.2015.7169321"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] F. Adil and P. Hasler, \u201cOffset removal from floating gate differential amplifiers and mixers,\u201d 2002 45th Midwest Symp. Circuits and Syst., Tulsa, OK, USA, pp.251-254, Aug. 2002. 10.1109\/mwscas.2002.1187204","DOI":"10.1109\/MWSCAS.2002.1187204"},{"key":"10","unstructured":"[10] K. Lim, S. Kim, and O. Kwon, \u201cThe OP-amplifier with offset cancellation circuit,\u201d IEEE Conf. Electron Devices Solid-State Circuits, Hong Kong, China, pp.445-447, Dec. 2003. 10.1109\/edssc.2003.1283569"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] C. Lu, \u201cAn offset cancellation technique for two-stage CMOS operational amplifiers,\u201d IEEE Int. Conf. Integr. Circuit Design Technol., Austin, TX, USA, pp.1-3, May 2007. 10.1109\/icicdt.2007.4299561","DOI":"10.1109\/ICICDT.2007.4299561"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] J.F. Witte, K.A.A. Makinwa, and J.H. Huijsing, \u201cA CMOS chopper offset-stabilized opamp,\u201d IEEE J. Solid-State Circuits, vol.42, no.7, pp.1529-1535, June 2007. 10.1109\/jssc.2007.899080","DOI":"10.1109\/JSSC.2007.899080"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] A. Vasilica, G. Pristavu, C. Pasoi, and G. Brezeanu, \u201cOffset cancellation in bandgap references with CMOS operational amplifiers,\u201d Proc. 2011 Int. Semiconductor Conf., Sinaia, Romania, pp.421-424, Oct. 2011. 10.1109\/smicnd.2011.6095835","DOI":"10.1109\/SMICND.2011.6095835"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] M. Nasrollahpour, C. Yen, and S. Hamedi-hagh, \u201cA high-speed, low-offset and low-power differential comparator for analog to digital Converters,\u201d Int. SoC Design Conf., Seoul, Korea, pp.2010-2013, 2017. 10.1109\/isocc.2017.8368862","DOI":"10.1109\/ISOCC.2017.8368862"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] C. Stancu, D. Dobrescu, and L. Docrescu, \u201cOffset voltage reduction methods for a two-stage folded cascode operational amplifier,\u201d 14th Int. Conf. Electron., Comput. Artif. Intell., Ploiesti, Romania, June 2022. 10.1109\/ecai54874.2022.9847308","DOI":"10.1109\/ECAI54874.2022.9847308"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] R. Nagulapalli, K. Hayatleh, S. Barker, S Zourob, and N. Yassine, \u201cA bio-medical compatible self bias opamp in 45\u2006nm CMOS technology,\u201d IEEE Int. Conf. Microelectronic Devices, Circuits and Syst. (ICMDCS), Vellore, India, Aug. 2017. 10.1109\/icmdcs.2017.8211722","DOI":"10.1109\/ICMDCS.2017.8211722"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] C. Rajan, J. Patel, V.R. Satpute, and D.P. Samajdar, \u201cA novel NW-TFET based low power, high speed and variations resistant comparator with improved linearity,\u201d 1st Int. Conf. Paradigm Shifts Commun. Embed. Syst. Mach. Learn. Signal Process., Nagpur, India, pp.27-32, May 2022. 10.1109\/pcems55161.2022.9807858","DOI":"10.1109\/PCEMS55161.2022.9807858"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] S.K. Rajput and B.K. Hemant, \u201cTwo-stage high gain low power OpAmp with current buffer compensation,\u201d IEEE Global High Tech Congress on Electronics (GCCE), Shenzhen, China, March 2014. 10.1109\/ghtce.2013.6767255","DOI":"10.1109\/GHTCE.2013.6767255"},{"key":"19","unstructured":"[19] B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw Hill, New York, 2001."},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] P.J. Crawley and G.W. Roberts, \u201cHigh-swing MOS current mirror with arbitrarily high output resistance,\u201d Electron. Lett., vol.28, no.4, pp.361-363, Feb. 1992. 10.1049\/el:19920226","DOI":"10.1049\/el:19920226"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] H. Alzaher and M. Ismail, \u201cA CMOS fully balanced differential difference amplifier and its applications,\u201d IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol.48, no.6, pp.614-620, June 2001. 10.1109\/82.943332","DOI":"10.1109\/82.943332"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E108.A\/7\/E108.A_2024EAP1114\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,5]],"date-time":"2025-07-05T03:34:55Z","timestamp":1751686495000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E108.A\/7\/E108.A_2024EAP1114\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,1]]},"references-count":21,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2024eap1114","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"type":"print","value":"0916-8508"},{"type":"electronic","value":"1745-1337"}],"subject":[],"published":{"date-parts":[[2025,7,1]]},"article-number":"2024EAP1114"}}