{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T14:37:33Z","timestamp":1775745453235,"version":"3.50.1"},"reference-count":18,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2025,6,1]]},"DOI":"10.1587\/transfun.2024eap1160","type":"journal-article","created":{"date-parts":[[2024,12,22]],"date-time":"2024-12-22T22:11:36Z","timestamp":1734905496000},"page":"798-805","source":"Crossref","is-referenced-by-count":1,"title":["Standard Cell Structure and Diffusion Reordering for Block Area Reduction in Double Diffusion Break FinFET Process"],"prefix":"10.1587","volume":"E108.A","author":[{"given":"Shinichi","family":"NISHIZAWA","sequence":"first","affiliation":[{"name":"Graduate School of Information, Production and Systems, Waseda University"}]},{"given":"Shinji","family":"KIMURA","sequence":"additional","affiliation":[{"name":"Graduate School of Information, Production and Systems, Waseda University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] A.L.S. Loke, E. Terzioglu, A.A. Kumar, T.T. Wee, K. Rim, D. Yang, B. Yu, L. Ge, L. Sun, J.L. Holland, C. Lee, D. Song, S. Yang, J. Zhu, J. Choi, H. Lakdawala, Z. Chen, W.J. Chen, S. Dundigal, S.R. Knol, C.-G. Tan, S.S.C. Song, H. Dang, P.G. Drennan, J. Yuan, P.R. Chidambaram, R. Jalilizeinali, S.J. Dillen, X. Kong, and B.M. Leary, \u201cAnalog\/mixed-signal design in FinFET technologies,\u201d Workshop on Advances in Analog Circuit Design, pp.259-280, 2017. 10.1007\/978-3-319-61285-0_14","DOI":"10.1007\/978-3-319-61285-0_14"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] G. Yeap, S.S. Lin, Y.M. Chen, H.L. Shang, P.W. Wang, H.C. Lin, Y.C. Peng, J.Y. Sheu, M. Wang, X. Chen, B.R. Yang, C.P. Lin, F.C. Yang, Y.K. Leung, D.W. Lin, C.P. Chen, K.F. Yu, D.H. Chen, C.Y. Chang, H.K. Chen, P. Hung, C.S. Hou, Y.K. Cheng. J. Chang, L. Yuan, C.K. Lin, C.C. Chen, Y.C. Yeo, M.H. Tsai, H.T. Lin, C.O. Chui, K.B. Huang, W. Chang, H.J. Lin, K.W. Chen, R. Chen, S.H. Sun, Q. Fu, H.T. Yang, H.T. Chiang, C.C. Yeh, T.L. Lee, C.H. Wang, S.L. Shue, C.W. Wu, R. Lu, W.R. Lin, J. Wu, F. Lai, Y.H. Wu, B.Z. Tien, Y.C. Huang, L.C. Lu, J. He, Y. Ku, J. Lin, M. Cao, T.S. Chang, and S.M. Jang, \u201c5\u2006nm CMOS production technology platform featuring full-fledged EUV, and high mobility channel FinFETs with densest 0.021\u2006<i>\u03bc<\/i>m<sup>2<\/sup> SRAM cells for mobile SoC and high performance computing applications,\u201d International Electron Devices Meeting, pp.879-882, 2019. 10.1109\/IEDM19573.2019.8993577","DOI":"10.1109\/IEDM19573.2019.8993577"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] W.C. Jeong, S. Maeda, H.J. Lee, K.W. Lee, T.J. Lee, D.W. Park, B.S. Kim, J.H. Do, T. Fukai, D.J. Kwon, K.J. Nam, W.J. Rim, M.S. Jang, H.T. Kim, Y.W. Lee, J.S. Park, E.C. Lee, D.W. Ha, C.H. Park, H.-J. Cho, S.-M. Jung, and H.K. Kang, \u201cTrue 7\u2006nm platform technology featuring smallest FinFET and smallest SRAM cell by EUV, special constructs and 3rd generation single diffusion break,\u201d Symposium on VLSI Technology, pp.59-60, 2018. 10.1109\/vlsit.2018.8510682","DOI":"10.1109\/VLSIT.2018.8510682"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] C. Auth, A. Aliyarukunju, M. Asoro, D. Bergstrom, V. Bhagwat, J. Birdsall, N. Bisnik, M. Buehler, V. Chikarmane, G. Ding, Q. Fu, H. Gomez, W. Han, D. Hanken, M. Haran, M. Hattendorf, R. Heussner, H. Hiramatsu, B. Ho, S. Jaloviar, I. Jin, S. Joshi, S. Kirby, S. Kosaraju, H. Kothari, G. Leatherman, K. Lee, J. Leib, A. Madhavan, K. Marla, H. Meyer, T. Mule, C. Parker, S. Parthasarathy, C. Pelto, L. Pipes, I. Post, M. Prince, A. Rahman, S. Rajamani, A. Saha, J. Dacuna Santos, M. Sharma, V. Sharma, J. Shin, P. Sinha, P. Smith, M. Sprinkle, A. St. Amour, C. Staus, R. Suri, D. Towner, A. Tripathi, A. Tura, C. Ward, and A. Yeoh, \u201cA 10\u2006nm high performance and low-power CMOS technology featuring 3rd generation FinFET transistors, self-aligned quad patterning, contact over active gate and cobalt local interconnects,\u201d International Electron Devices Meeting, pp.673-676, 2017. 10.1109\/IEDM.2017.8268472","DOI":"10.1109\/IEDM.2017.8268472"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] X. He, Y. Du, J. Peng, H. Yu, S.R. Saudari, J.G. Lee, and O. Hu, \u201cFin-shape optimization for single diffusion break device performance in FinFET technology,\u201d International Symposium on VLSI Technology, Systems and Applications, 2 pages, 2022. 10.1109\/vlsi-tsa54299.2022.9771011","DOI":"10.1109\/VLSI-TSA54299.2022.9771011"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] Y. Du and M.D.F. Wong, \u201cOptimization of standard cell based detailed placement for 16\u2006nm FinFET process,\u201d Design, Automation and Test in Europe, 6 pages, 2014. 10.7873\/date.2014.370","DOI":"10.7873\/DATE2014.370"},{"key":"7","unstructured":"[7] Y.-L. Li, S.-T. Lin, S. Nishizawa, H.-Y. Su, M.-J. Fong, O. Chen, and H. Onodera, \u201cNCTUcell: A DDA-aware cell library generator for FinFET structure with implicitly adjustable grid map,\u201d Design Automation Conference, 6 pages, 2019. 10.1145\/3316781.3317868"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] Y.L. Li, S.-T. Lin, S. Nishizawa, H.-Y. Su, M.-J. Fong, O. Chen, and H. Onodera, \u201cNCTUcell: A DDA-and delay-aware cell library generator for FinFET structure with implicitly adjustable grid map,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.41, no.12, pp.5568-5581, 2022. 10.1109\/tcad.2022.3167339","DOI":"10.1109\/TCAD.2022.3167339"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] S. Nishizawa and S. Kimura, \u201cStandard cell structure and transistor reordering for mitigating area penalty in double diffusion break FinFET process,\u201d International VLSI Symposium on Technology, Systems and Applications, 4 pages, 2024. 10.1109\/vlsitsa60681.2024.10546399","DOI":"10.1109\/VLSITSA60681.2024.10546399"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] L.T. Clark, V. Vashishtha, L. Shifren, A. Gujja, S. Sinha, B. Cline, C. Ramamurthy, and G. Yeric, \u201cASAP7: A 7-nm finFET predictive process design kit,\u201d Microelectronics Journal, vol.53, pp.105-115, 2016. 10.1016\/j.mejo.2016.04.006","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"11","unstructured":"[11] N.H.E. Weste and D.M. Harris, CMOS VLSI Design, 4th ed., Addison Wesley, 2010."},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] C. Lazzari, C. Santos, and R. Reis, \u201cA new transistor-level layout generation strategy for static CMOS circuits,\u201d International Conference on Electronics, Circuits, and Systems, pp.660-663, 2006. 10.1109\/icecs.2006.379875","DOI":"10.1109\/ICECS.2006.379875"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] S. Yan, D. Li, L. Wang, Y. Xiao, and M. Tang, \u201cA novel methodology of layout design by applying Euler path,\u201d International Conference on Solid-State and Integrated Circuit Technology, pp.818-820, 2010. 10.1109\/icsict.2010.5667436","DOI":"10.1109\/ICSICT.2010.5667436"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] A. Ziesemer and C. Lazzar, \u201cTransistor level automatic layout generator for non-complementary CMOS cells,\u201d International Conference on Very Large Scale Integration, pp.116-121, 2007. 10.1109\/vlsisoc.2007.4402483","DOI":"10.1109\/VLSISOC.2007.4402483"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] T. Iizuka, M. Ikeda, and K. Asada, \u201cExact minimum-width transistor placement for dual and non-dual CMOS cells,\u201d IEICE Trans. Fundamentals, vol.E88-A, no.12, pp.3485-3491, 2005. 10.1093\/ietfec\/e88-a.12.3485","DOI":"10.1093\/ietfec\/e88-a.12.3485"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] H. Mair, G. Lin, A. Thippana, K. Li, M. Rahman, W. Kuo, D. Yen, Y.-C. Zhuang, U. Fu, H.-W. Wang, M. Peng, E. Wang, C.-Y. Wu, T. Dosluoglu, A. Gelman, D. Dia, G. Gurumurthy, T. Hsieh, W.X. Lin, R. Tzeng, J. Wu, C.H. Wang, A. Wang, U. Ko, P. Kao, Y. Tsai, S. Gururajarao, R. Lagerquist, J. Son, and G. Gammie, \u201cA 10\u2006nm FinFET 2.8\u2006GHz tri-gear deca-core CPU complex with optimized power-delivery network for mobile SoC performance,\u201d International Solid-State Circuits Conference, pp.56-58, 2017. 10.1109\/isscc.2017.7870258","DOI":"10.1109\/ISSCC.2017.7870258"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] S. Nishizawa, S.-T. Lin, Y.-L. Li, and H. Onodera, \u201cSupplemental PDK for ASAP7 using synopsys flow,\u201d IPSJ Trans. System LSI Design Methodology, vol.14, pp.24-26, 2021. 10.2197\/ipsjtsldm.14.24","DOI":"10.2197\/ipsjtsldm.14.24"},{"key":"18","unstructured":"[18] \u201cOpenCores,\u201d https:\/\/opencores.org"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E108.A\/6\/E108.A_2024EAP1160\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,7]],"date-time":"2025-06-07T03:43:15Z","timestamp":1749267795000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E108.A\/6\/E108.A_2024EAP1160\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,1]]},"references-count":18,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2024eap1160","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,6,1]]},"article-number":"2024EAP1160"}}