{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,6]],"date-time":"2025-12-06T04:23:06Z","timestamp":1764994986256,"version":"3.46.0"},"reference-count":19,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2025,12,1]]},"DOI":"10.1587\/transfun.2024eap1180","type":"journal-article","created":{"date-parts":[[2025,6,3]],"date-time":"2025-06-03T18:07:24Z","timestamp":1748974044000},"page":"1612-1619","source":"Crossref","is-referenced-by-count":0,"title":["A Cache Memory with 3-Level Tile-Based Data Layout and Tag-Memory Optimization Method for 2-D Data Access"],"prefix":"10.1587","volume":"E108.A","author":[{"given":"Baokang","family":"WANG","sequence":"first","affiliation":[{"name":"Micron Technology Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Min","family":"YU","sequence":"additional","affiliation":[{"name":"Sanming University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenlun","family":"ZHANG","sequence":"additional","affiliation":[{"name":"Micron Technology Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] P.R. Panda, H. Nakamura, N.D. Dutt, and A. Nicolau, \u201cImproving cache performance through tiling and data alignment,\u201d Proc. 4th International Symposium on Solving Irregularly Structured Problems in Parallel, pp.167-185, June 1997. 10.1007\/3-540-63138-0_16","DOI":"10.1007\/3-540-63138-0_16"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] S. Coleman and K.S. McKinley, \u201cTile size selection using cache organization and data layout,\u201d Proc. ACM SIGPLAN 1995 Conference on Programming Language Design and Implementation, pp.279-290, June 1995. 10.1145\/207110.207162","DOI":"10.1145\/207110.207162"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] W. Bielecki and P. B\u0142aszy\u0144ski, \u201cParallel tiled code for computing general linear recurrence equations,\u201d Electronics, vol.10, no.17, pp.2050-2063, Aug. 2021. 10.3390\/electronics10172050","DOI":"10.3390\/electronics10172050"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] M.S. Lam, E.E. Rothberg, and M.E. Wolf, \u201cThe cache performance and optimizations of blocked algorithms,\u201d ACM SIGPLAN Notices, vol.26, no.4, pp.63-74, April 1991. 10.1145\/106973.106981","DOI":"10.1145\/106973.106981"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] S. Chatterjee, A.R. Lebeck, P.K. Patnala, and M. Thottethodi, \u201cRecursive array layouts and fast matrix multiplication,\u201d IEEE Trans. Parallel Distrib. Syst., vol.13, no.1, pp.1105-1123, Nov. 2002. 10.1109\/tpds.2002.1058095","DOI":"10.1109\/TPDS.2002.1058095"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] P. Drakenberg, F. Lundevall, and B. Lisper, \u201cAn efficient semi-hierarchical array layout,\u201d Interaction between Compilers and Computer Architectures. vol.613, pp.21-43, 2001. 10.1007\/978-1-4757-3337-2_2","DOI":"10.1007\/978-1-4757-3337-2_2"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] C. Bohm, M. Perdacher, and C. Plant, \u201cA novel Hilbert curve for cache-locality preserving loops,\u201d IEEE Trans. Big Data, vol.7, no.2, pp.241-254, Jun.2021. 10.1109\/tbdata.2018.2830378","DOI":"10.1109\/TBDATA.2018.2830378"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] N. Park, B. Hong, and V.K. Prasanna, \u201cTiling, block data layout and memory hierarchy performance,\u201d IEEE Trans. Parallel Distrib. Syst., vol.14, no.7, pp.640-654, July 2003. 10.1109\/tpds.2003.1214317","DOI":"10.1109\/TPDS.2003.1214317"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] J.N.F. Alves, L.N.S. Russo, and A. Francisco, \u201cCache-oblivious Hilbert curve based blocking-scheme for matrix transposition,\u201d ACM Trans. Mathematical Software, vol.48, no.4, pp.1-28, Dec. 2022. 10.1145\/3555353","DOI":"10.1145\/3555353"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] D.S. Wise, \u201cAhnentafel indexing into Morton-ordered arrays, or matrix locality for free,\u201d Euro-Par 2000 Parallel Processing, pp.774-783, Aug. 2000. 10.1007\/3-540-44520-x_108","DOI":"10.1007\/3-540-44520-X_108"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] B. Akin, F. Franchetti, and J.C. Hoe, \u201cData reorganization in memory using 3D-stacked DRAM,\u201d Proc. 42nd Annual International Symposium on Computer Architecture, pp.131-143, June 2015. 10.1145\/2749469.2750397","DOI":"10.1145\/2749469.2750397"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] D.W. Walker, \u201cMorton ordering of 2D arrays for efficient access to hierarchical memory,\u201d The International Journal of High Performance Computing Applications, vol.32, no.1, pp.189-203, Jan. 2018. 10.1177\/1094342017725568","DOI":"10.1177\/1094342017725568"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] N. Chen, N. Wang, and B. Shi, \u201cA new algorithm for encoding and decoding the Hilbert order,\u201d Software: Practice and Experience, vol.37, no.8, pp.897-908, Nov. 2006. 10.1002\/spe.793","DOI":"10.1002\/spe.793"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] M. Bader, R. Franz, S. G\u00fcnther, and A. Heinecke, \u201cHardware-oriented implementation of cache oblivious matrix operations based on space-filling curves,\u201d Conference of Parallel Processing and Applied Mathematics, pp.628-638, 2007. 10.1007\/978-3-540-68111-3_66","DOI":"10.1007\/978-3-540-68111-3_66"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] B.K. Wang, \u201cDesign and implementation of cache memory with dual unit tile\/line accessibility,\u201d Mathematical Problems in Engineering, vol.9, pp.1-12, April 2019. 10.1155\/2019\/9601961","DOI":"10.1155\/2019\/9601961"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] B.K. Wang, Y. Fukazawa, T. Kondo, and T. Sasaki, \u201cTile\/line access cache memory based on a multi-level Z-order tiling data layout,\u201d Concurrency and Computation: Practice & Experience, vol.30, no.9, p.e4375, Oct. 2018. 10.1002\/cpe.4375","DOI":"10.1002\/cpe.4375"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] B.K. Wang, Y. Fukazawa, T. Kondo, and T. Sasaki, \u201cA cache memory with unit tile and line accessibility,\u201d Proc. 2016 International Conference on High Performance Computing & Simulation, pp.866-874, Innsbruck, Austria, June 2016. 10.1109\/hpcsim.2016.7568425","DOI":"10.1109\/HPCSim.2016.7568425"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] W. Lim and M. Thottethodi, \u201cEvaluating ISA support and hardware support for recursive data layouts,\u201d Proc. 14th International Conference of High Performance Computing, pp.95-106, Dec. 2007. 10.1007\/978-3-540-77220-0_13","DOI":"10.1007\/978-3-540-77220-0_13"},{"key":"19","unstructured":"[19] Simple scalar homepage: http:\/\/www.simplescalar.com"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E108.A\/12\/E108.A_2024EAP1180\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,6]],"date-time":"2025-12-06T03:24:49Z","timestamp":1764991489000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E108.A\/12\/E108.A_2024EAP1180\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,12,1]]},"references-count":19,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2024eap1180","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"type":"print","value":"0916-8508"},{"type":"electronic","value":"1745-1337"}],"subject":[],"published":{"date-parts":[[2025,12,1]]},"article-number":"2024EAP1180"}}