{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T06:12:22Z","timestamp":1740809542759,"version":"3.38.0"},"reference-count":16,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2025,3,1]]},"DOI":"10.1587\/transfun.2024vll0001","type":"journal-article","created":{"date-parts":[[2024,10,7]],"date-time":"2024-10-07T22:10:58Z","timestamp":1728339058000},"page":"525-528","source":"Crossref","is-referenced-by-count":0,"title":["Multithread Implementation of Open Source Library Characterizer"],"prefix":"10.1587","volume":"E108.A","author":[{"given":"Shinichi","family":"NISHIZAWA","sequence":"first","affiliation":[{"name":"Graduate School of Information, Production and Systems, Waseda University"}]},{"given":"Masahiro","family":"MATSUDA","sequence":"additional","affiliation":[{"name":"Logic Research, Co., Ltd."}]},{"given":"Shinji","family":"KIMURA","sequence":"additional","affiliation":[{"name":"Graduate School of Information, Production and Systems, Waseda University"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] \u201cMakeLSI Project,\u201d https:\/\/scrapbox.io\/makelsi\/"},{"key":"2","unstructured":"[2] R.T. Edwards, \u201cGoogle\/SkyWater and the Promise of the Open PDK,\u201d Workshop on Open-Source EDA Technology, 2020."},{"key":"3","unstructured":"[3] G. Bronstein, et al., \u201cAsic standard cell library design by graham petley,\u201d 1991."},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] M.T. Moreira, C.H.M. Oliveira, N.L.V. Calazans, and L.C. Ost, \u201cLiChEn: Automated electrical characterization of asynchronous standard cell libraries,\u201d Euromicro Conference on Digital System Design, pp.933-940, 2013. 10.1109\/dsd.2013.105","DOI":"10.1109\/DSD.2013.105"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] C.H. Oliveira, M.T. Moreira, R.A. Guazzelli, and N.L.V. Calazans, \u201cASCEnD-FreePDK45: An open source standard cell library for asynchronous design,\u201d International Conference on Electronics, Circuits and Systems, pp.652-655, 2017. 10.1109\/icecs.2016.7841286","DOI":"10.1109\/ICECS.2016.7841286"},{"key":"6","unstructured":"[6] \u201clctime,\u201d https:\/\/codeberg.org\/librecell\/lctime"},{"key":"7","unstructured":"[7] \u201cCharLib,\u201d https:\/\/github.com\/stineje\/CharLib"},{"key":"8","unstructured":"[8] \u201cNgspice,\u201d https:\/\/ngspice.sourceforge.io"},{"key":"9","unstructured":"[9] Synopsys, Liberty User Guide Volume 1."},{"key":"10","unstructured":"[10] S. Nishizawa and T. Nakura, \u201cLibrary characterizer for open-source VLSI design,\u201d The Workshop on Open-Source EDA Technology, 4-pages, 2022."},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] S. Nishizawa and T. Nakura, \u201cLibretto: An open cell timing characterizer for open source VLSI design,\u201d IEICE Trans. Fundamentals, vol.E106-A, no.3, pp.551-559, March 2023. 10.1587\/transfun.2022vlp0007","DOI":"10.1587\/transfun.2022VLP0007"},{"key":"12","unstructured":"[12] N.H.E. Weste and D.M. Harris, CMOS VLSI Design, 4 ed., Addison Wesley, 2010."},{"key":"13","unstructured":"[13] \u201cPandoc,\u201d https:\/\/pandoc.org"},{"key":"14","unstructured":"[14] \u201cdocs.python.org: Threading\u2006\u2014\u2006Thread-based parallelism,\u201d https:\/\/docs.python.org\/3\/library\/threading.html"},{"key":"15","unstructured":"[15] \u201cdocs.python.org: Concurrent.futures\u2006\u2014\u2006Launching parallel tasks,\u201d https:\/\/docs.python.org\/3\/library\/concurrent.futures.html"},{"key":"16","unstructured":"[16] \u201clibretto,\u201d https:\/\/github.com\/snishizawa\/libretto"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E108.A\/3\/E108.A_2024VLL0001\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T03:31:14Z","timestamp":1740799874000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E108.A\/3\/E108.A_2024VLL0001\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,1]]},"references-count":16,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2024vll0001","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"type":"print","value":"0916-8508"},{"type":"electronic","value":"1745-1337"}],"subject":[],"published":{"date-parts":[[2025,3,1]]},"article-number":"2024VLL0001"}}