{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T04:45:21Z","timestamp":1761972321326,"version":"build-2065373602"},"reference-count":42,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2025,11,1]]},"DOI":"10.1587\/transfun.2025eap1033","type":"journal-article","created":{"date-parts":[[2025,5,6]],"date-time":"2025-05-06T18:06:50Z","timestamp":1746554810000},"page":"1452-1460","source":"Crossref","is-referenced-by-count":0,"title":["An Approach for Hardware Trojan Detection Using Triple Modular Redundancy in Approximate Synthesis (HT-TRAPS)"],"prefix":"10.1587","volume":"E108.A","author":[{"given":"Manal","family":"FATIMA","sequence":"first","affiliation":[{"name":"School of Electrical Engg, and Computer Science, National University of Sciences and Technology (NUST)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sa\u2019ed","family":"ABED","sequence":"additional","affiliation":[{"name":"Computer Engineering Department, Kuwait University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Osman","family":"HASAN","sequence":"additional","affiliation":[{"name":"School of Electrical Engg, and Computer Science, National University of Sciences and Technology (NUST)"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] S. Reda and M. Shafique, Approximate Circuits, Springer Cham, 2019. 10.1007\/978-3-319-99322-5","DOI":"10.1007\/978-3-319-99322-5"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] S. Mittal, \u201cA survey of techniques for approximate computing,\u201d ACM Computing Surveys, vol.48, no.4, pp.62:1-62:33, 2016. 10.1145\/2893356","DOI":"10.1145\/2893356"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] N.A. Said, M. Benabdenbi, and K. Morin-Allory, \u201cArbitrary reduced precision for fine-grained accuracy and energy trade-offs,\u201d Microelectronics Reliability, vol.120, 114099, 2021. 10.1016\/j.microrel.2021.114099","DOI":"10.1016\/j.microrel.2021.114099"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] S. Mazahir, O. Hasan, R. Hafiz, M. Shafique, and J. Henkel, \u201cProbabilistic error modeling for approximate adders,\u201d IEEE Trans. Comput., vol.66, no.3, pp.515-530, 2016. 10.1109\/tc.2016.2605382","DOI":"10.1109\/TC.2016.2605382"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] S. Ullah, S. Rehman, M. Shafique, and A. Kumar, \u201cHigh-performance accurate and approximate multipliers for FPGA-based hardware accelerators,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.41, no.2, pp.211-224, 2021. 10.1109\/tcad.2021.3056337","DOI":"10.1109\/TCAD.2021.3056337"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] Y. Kim, J.S. Miguel, S. Behroozi, T. Chen, K. Lee, Y. Lee, J. Li, and D. Wu, \u201cApproximate hardware techniques for energy-quality scaling across the system,\u201d International Conference on Electronics, Information, and Communication (ICEIC), pp.1-5, 2020. 10.1109\/iceic49074.2020.9051208","DOI":"10.1109\/ICEIC49074.2020.9051208"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] K. Nepal, Y. Li, R.I. Bahar, and S. Reda, \u201cABACUS: A technique for automated behavioral synthesis of approximate computing circuits,\u201d 2014 Design, Automation and Test in Europe Conference and Exhibition (DATE), pp.1-6, 2014. 10.7873\/date2014.374","DOI":"10.7873\/DATE2014.374"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] S. Venkataramani, A. Sabne, V. Kozhikkottu, K. Roy, and A. Raghunathan, \u201cSALSA: Systematic logic synthesis of approximate circuits,\u201d Design Automation Conference (DAC), pp.796-801 IEEE, 2012. 10.1145\/2228360.2228504","DOI":"10.1145\/2228360.2228504"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] S. Hashemi, H. Tann, and S. Reda, \u201cBLASYS: Approximate logic synthesis using Boolean matrix factorization,\u201d ACM\/ESDA\/IEEE Design Automation Conference (DAC), pp.1-6, IEEE, 2018. 10.1109\/dac.2018.8465702","DOI":"10.1145\/3195970.3196001"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[11] F. Regazzoni, C. Alippi, and I. Polian, \u201cSecurity: The dark side of approximate computing?,\u201d International Conference on Computer-Aided Design (ICCAD), pp.1-6, IEEE, 2018. 10.1145\/3240765.3243497","DOI":"10.1145\/3240765.3243497"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[12] Y. Dou, S. Yu, C. Gu, M. O\u2019Neill, C. Wang, and W. Liu, \u201cSecurity analysis of hardware Trojans on approximate circuits,\u201d Proc. ACM Great Lakes Symposium VLSI (GLSVLSI), pp.315-320, 2020. 10.1145\/3386263.3407591","DOI":"10.1145\/3386263.3407591"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[13] F. Regazzoni, C. Alippi, and I. Polian, \u201cSecurity: The dark side of approximate computing?,\u201d IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp.1-6, 2018. 10.1145\/3240765.3243497","DOI":"10.1145\/3240765.3243497"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[14] R.E. Lyons and W. Vanderkulk, \u201cThe use of triple-modular redundancy to improve computer reliability,\u201d IBM J. Res. Dev., vol.6, no.2, pp.200-209, 1962. 10.1147\/rd.62.0200","DOI":"10.1147\/rd.62.0200"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[15] A. Amelian and S.E. Borujeni, \u201cA side-channel analysis for hardware trojan detection based on path delay measurement,\u201d Journal of Circuits, Systems and Computers, vol.27, no.09, 1850138, 2018. 10.1142\/s0218126618501384","DOI":"10.1142\/S0218126618501384"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[16] L.H. Goldstein and E.L. Thigpen, \u201cSCOAP: Sandia controllability\/observability analysis program,\u201d Design Automation Conference (DAC), pp.190-196, 1980. 10.1145\/800139.804528","DOI":"10.1145\/800139.804528"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[17] H. Li, Q. Liu, and J. Zhang, \u201cA survey of hardware Trojan threat and defense,\u201d Integration, vol.55, pp.426-437, 2016. 10.1016\/j.vlsi.2016.01.004","DOI":"10.1016\/j.vlsi.2016.01.004"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[18] F. Khalid, I.H. Abbassi, S. Rehman, A.M. Kamboh, O. Hasan, and M. Shafique, \u201cForASec: Formal analysis of hardware Trojan-based security vulnerabilities in sequential circuits,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.41, no.4, pp.1167-1180, 2022. 10.1109\/tcad.2021.3061524","DOI":"10.1109\/TCAD.2021.3061524"},{"key":"18","unstructured":"[19] K.K. Ponugoti, \u201cFormal verification for hardware Trojan detection,\u201d Ph.D. thesis, North Dakota State University, Fargo, ND, USA, 2023."},{"key":"19","doi-asserted-by":"crossref","unstructured":"[20] N. Fern and K.T. Cheng, \u201cDetecting hardware Trojans in unspecified functionality using mutation testing,\u201d International Conference on Computer-Aided Design (ICCAD), pp.560-566, 2015. 10.1109\/iccad.2015.7372619","DOI":"10.1109\/ICCAD.2015.7372619"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[21] R. Mukherjee, S.R. Rajendran, and R.S. Chakraborty, \u201cA comprehensive survey of physical and logic testing techniques for hardware Trojan detection and prevention,\u201d J. Cryptogr. Eng., vol.12, pp.495-522, 2022. 10.1007\/s13389-022-00295-w","DOI":"10.1007\/s13389-022-00295-w"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[22] L. Lin, M. Kasper, T. G\u00fcneysu, C. Paar, and W. Burleson, \u201cTrojan side-channels: Lightweight hardware Trojans through side-channel engineering,\u201d Cryptographic Hardware and Embedded Systems (CHES), Lecture Notes in Computer Science, vol 5747, Springer, pp.382-395, 2009. 10.1007\/978-3-642-04138-9_27","DOI":"10.1007\/978-3-642-04138-9_27"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[23] P. Mohanraj and S. Paramasivam, \u201cA multiobjective approach for side-channel based hardware Trojan detection using power traces,\u201d IEICE Trans. Fundamentals, vol.E107-A, no.5, pp.825-835, May 2024. 10.1587\/transfun.2023eap1050","DOI":"10.1587\/transfun.2023EAP1050"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[24] F. Farahmandi, Y. Huang, and P. Mishra, \u201cHardware Trojan detection schemes using path delay and side-channel analysis,\u201d System-on-Chip Security: Validation and Verification, pp.221-271, Springer, 2020. 10.1007\/978-3-030-30596-3_11","DOI":"10.1007\/978-3-030-30596-3_11"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[25] B.J. Mohd, S. Abed, T. Hayajneh, and M.H. Al Shayeji, \u201cRun-time monitoring and validation using reverse function (RMVRF) for hardware Trojans detection,\u201d IEEE Trans. Dependable and Secure Comput., vol.18, no.6, pp.2689-2704, 2021. 10.1109\/tdsc.2019.2961902","DOI":"10.1109\/TDSC.2019.2961902"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[26] Z. Huang, Z. Li, C. Xie, M. Du, and Q. Wang, \u201cA hardware Trojan detection and diagnosis method for gate-level netlists based on different machine learning algorithms,\u201d J. Circuit. Syst. Comp., vol.31, no.07, 2250135, 2022. 10.1142\/s0218126622501353","DOI":"10.1142\/S0218126622501353"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[28] J. Wang, G. Zhai, H. Gao, L. Xu, X. Li, Z. Li, Z. Huang, and C. Xie, \u201cA hardware Trojan detection and diagnosis method for gate-level netlists based on machine learning and graph theory,\u201d Electronics vol.13, no.1, 59, 2023. 10.3390\/electronics13010059","DOI":"10.3390\/electronics13010059"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[29] T. Kurihar and N. Togawa, \u201cHardware-Trojan detection based on the structural features of Trojan circuits using random forests,\u201d IEICE Trans. Fundamentals, vol.E105-A, no.7, pp.1049-1060, July 2022. 10.1587\/transfun.2021eap1091","DOI":"10.1587\/transfun.2021EAP1091"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[30] M. Gao and G. Qu, \u201cA novel approximate computing based security primitive for the Internet of Things,\u201d International Symposium on Circuits and Systems (ISCAS), pp.1-4, IEEE, 2017. 10.1109\/iscas.2017.8050360","DOI":"10.1109\/ISCAS.2017.8050360"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[31] P. Yellu, N. Boskov, M.A. Kinsy, and Q. Yu, \u201cSecurity threats in approximate computing systems,\u201d Great Lakes Symposium on VLSI, pp.387-392, 2019. 10.1145\/3299874.3319453","DOI":"10.1145\/3299874.3319453"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[32] P. Yellu and Q. Yu, \u201cCan we securely use approximate computing?,\u201d International Symposium on Circuits and Systems (ISCAS), pp.1-5, 2020. 10.1109\/iscas45731.2020.9180840","DOI":"10.1109\/ISCAS45731.2020.9180840"},{"key":"31","doi-asserted-by":"publisher","unstructured":"[33] P. Yellu, L. Buell, M. Mark, M.A. Kinsy, D. Xu, and Q. Yu, \u201cSecurity threat analyses and attack models for approximate computing systems,\u201d ACM Trans. Des. Autom. Electron. Syst., vol.26, no.4, pp.1-31, 2021. 10.1145\/3442380","DOI":"10.1145\/3442380"},{"key":"32","doi-asserted-by":"publisher","unstructured":"[34] Y. Dou, C. Wang, C. Gu, M. O\u2019Neill, and W. Liu, \u201cDesign and analysis of hardware Trojans in approximate circuits,\u201d Electronics Letters, IET, vol.58, no.5, pp.197-199, 2022. 10.1049\/ell2.12405","DOI":"10.1049\/ell2.12405"},{"key":"33","unstructured":"[35] S.A. Islam, \u201cOn the (in) security of approximate computing synthesis,\u201d arXiv preprint arXiv:1912.01209, 2019. 10.48550\/arXiv.1912.01209"},{"key":"34","doi-asserted-by":"crossref","unstructured":"[36] Y. Dou, C. Gu, C. Wang, and W. Liu, \u201cA novel method against hardware Trojans in approximate circuits,\u201d International Symposium on Quality Electronic Design (ISQED), pp.1-6, 2023. 10.1109\/isqed57927.2023.10129367","DOI":"10.1109\/ISQED57927.2023.10129367"},{"key":"35","doi-asserted-by":"crossref","unstructured":"[37] Q.A. Ahmed, M. Awais, and M. Platzner, \u201cMAAS: Hiding Trojans in approximate circuits,\u201d International Symposium on Quality Electronic Design (ISQED), pp.1-6, 2023. 10.1109\/isqed57927.2023.10129286","DOI":"10.1109\/ISQED57927.2023.10129286"},{"key":"36","doi-asserted-by":"publisher","unstructured":"[38] H. Martin, S. Dupuis, G.D. Natale, and L. Entrena, \u201cUsing approximate circuits against hardware Trojans,\u201d IEEE Des. Test, vol.40, no.3, pp.8-16, 2023. 10.1109\/mdat.2021.3117741","DOI":"10.1109\/MDAT.2021.3117741"},{"key":"37","unstructured":"[39] Palanichamy, P.-S. Ba, S. Dupuis, M.-L. Flottes, G. Di Natale, and B. Rouzeyre, \u201cDuplication-based concurrent detection of hardware Trojans in integrated circuits,\u201d Workshop on Trustworthy Manufacturing and Utilization of Secure Devices (TRUDEVICE), pp.1-4, 2016."},{"key":"38","doi-asserted-by":"publisher","unstructured":"[40] N.B. Gunti and K. Lingasubramanian, \u201cEffective usage of redundancy to aid neutralization of hardware Trojans in integrated circuits,\u201d Integration, vol.59, pp.233-242, 2017. 10.1016\/j.vlsi.2017.06.002","DOI":"10.1016\/j.vlsi.2017.06.002"},{"key":"39","doi-asserted-by":"crossref","unstructured":"[41] N.B. Gunti and K. Lingasubramanian, \u201cNeutralization of the effect of hardware Trojan in SCADA system using selectively placed TMR,\u201d International Symposium on Nanoelectronic and Information Systems, pp.99-104, 2017 10.1109\/inis.2017.30","DOI":"10.1109\/iNIS.2017.30"},{"key":"40","unstructured":"[42] Benchmarks for Approximate Circuit Synthesis (BACS) repository, https:\/\/github.com\/scale-lab\/BACS\/, 2024."},{"key":"41","unstructured":"[43] TrustHub, https:\/\/trust-hub.org\/\/benchmarks\/chip-level-trojan, 2024."},{"key":"42","doi-asserted-by":"publisher","unstructured":"[44] S. Abed, B.J. Mohd, T. Hayajneh, and M.H. Al Shayeji, \u201cHardware Trojan detection for lightweight ciphers implemented on field-programmable gate arrays using the replay algorithm,\u201d International Journal of Circuit Theory and Applications, vol.49, no.11, pp.3607-3629, 2021. 10.1002\/cta.3098","DOI":"10.1002\/cta.3098"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E108.A\/11\/E108.A_2025EAP1033\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T03:39:30Z","timestamp":1761968370000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E108.A\/11\/E108.A_2025EAP1033\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,1]]},"references-count":42,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2025eap1033","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"type":"print","value":"0916-8508"},{"type":"electronic","value":"1745-1337"}],"subject":[],"published":{"date-parts":[[2025,11,1]]},"article-number":"2025EAP1033"}}