{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T23:56:37Z","timestamp":1772927797566,"version":"3.50.1"},"reference-count":9,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2026,3,1]]},"DOI":"10.1587\/transfun.2025tap0003","type":"journal-article","created":{"date-parts":[[2025,9,7]],"date-time":"2025-09-07T22:07:20Z","timestamp":1757282840000},"page":"396-405","source":"Crossref","is-referenced-by-count":0,"title":["Improving Multi-Level Flash Memory with SHare Coding for Faster and More Efficient Data Access"],"prefix":"10.1587","volume":"E109.A","author":[{"given":"Hironori","family":"UCHIKAWA","sequence":"first","affiliation":[{"name":"Memory Division, Kioxia Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Noboru","family":"SHIBATA","sequence":"additional","affiliation":[{"name":"Memory Division, Kioxia Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taira","family":"SHIBUYA","sequence":"additional","affiliation":[{"name":"Memory Division, Kioxia Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] H. Uchikawa, N. Shibata, and T. Shibuya, \u201cFast readable multi-cell coding for flash memory,\u201d 2024 IEEE International Symposium Information Theory (ISIT), pp.1149-1154, 2024. 10.1109\/isit57864.2024.10619647","DOI":"10.1109\/ISIT57864.2024.10619647"},{"key":"2","unstructured":"[2] E. Sharon and I. Alrod, \u201cCoding scheme for optimizing random I\/O performance,\u201d 2013 Non-Volatile Memory Workshop (NVMW), March 2013."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] E. Yaakobi and R. Motwani, \u201cConstruction of random input-output codes with moderate block lengths,\u201d IEEE Trans. Commun., vol.64, no.5, pp.1819-1828, May 2016. 10.1109\/tcomm.2016.2538219","DOI":"10.1109\/TCOMM.2016.2538219"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] A. Ismail and M. Sandell, \u201cBalanced Multi-Cell modulation for flash memory,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.68, no.7, pp.2394-2398, July 2021. 10.1109\/tcsii.2021.3051738","DOI":"10.1109\/TCSII.2021.3051738"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] M.N. Kaynak, P.R. Khayat, and S. Parthasarathy, \u201cBit interleaved coded modulation to enable fractional bits-per-cell storage at NAND flash memory,\u201d AEU - International Journal of Electronics and Communications, vol.70, no.5, pp.707-717, May 2016.","DOI":"10.1016\/j.aeue.2016.02.009"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] M. Qin, \u201cFractional Bits-Per-Cell for NAND flash with low read latency,\u201d 2017 IEEE Global Communications Conference (GLOBECOM), pp.1-6, Dec. 2017. 10.1109\/glocom.2017.8254419","DOI":"10.1109\/GLOCOM.2017.8254419"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] N. Shibata, H. Uchikawa, T. Shibuya, K. Nakai, K. Yanagidaira, and H. Inoue, \u201c7-bit\/2cell (\u00d73.5), 9-bit\/2cell (\u00d74.5) NAND flash memory: Half bit technology,\u201d 2023 IEEE International Memory Workshop (IMW), pp.45-48, May 2023. 10.1109\/imw56887.2023.10145980","DOI":"10.1109\/IMW56887.2023.10145980"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] N. Shibata, H. Uchikawa, T. Shibuya, and H. Inoue, \u201cNovel multi-level coding and architecture enabling fast random access for flash memory,\u201d 2024 IEEE International Memory Workshop (IMW), pp. 1-4, May 2024. 10.1109\/imw59701.2024.10536951","DOI":"10.1109\/IMW59701.2024.10536951"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] Y. Luo, S. Ghose, Y. Cai, E.F. Haratsch, and O. Mutlu, \u201cEnabling accurate and practical online flash channel modeling for modern MLC NAND flash memory,\u201d IEEE J. Sel. Areas Commun., vol.34, no.9, pp.2294-2311, Sept. 2016. 10.1109\/jsac.2016.2603608","DOI":"10.1109\/JSAC.2016.2603608"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E109.A\/3\/E109.A_2025TAP0003\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T04:11:28Z","timestamp":1772856688000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E109.A\/3\/E109.A_2025TAP0003\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,3,1]]},"references-count":9,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2026]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2025tap0003","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,3,1]]},"article-number":"2025TAP0003"}}