{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T18:27:55Z","timestamp":1780511275791,"version":"3.54.1"},"reference-count":28,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2026,3,1]]},"DOI":"10.1587\/transfun.2025vlp0011","type":"journal-article","created":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T22:07:53Z","timestamp":1757628473000},"page":"596-603","source":"Crossref","is-referenced-by-count":1,"title":["ReRAM Resistance Design of LRS and HRS for Ultrahigh-Capacity Digital Memory and Analog Computation-in-Memory"],"prefix":"10.1587","volume":"E109.A","author":[{"given":"Chihiro","family":"MATSUI","sequence":"first","affiliation":[{"name":"The University of Tokyo"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ayumu","family":"YAMADA","sequence":"additional","affiliation":[{"name":"The University of Tokyo"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Naoko","family":"MISAWA","sequence":"additional","affiliation":[{"name":"The University of Tokyo"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ken","family":"TAKEUCHI","sequence":"additional","affiliation":[{"name":"The University of Tokyo"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] A. Kawahara, R. Azuma, Y. Ikeda, K. Kawai, Y. Katoh, K. Tanabe, T. Nakamura, Y. Sumimoto, N. Yamada, N. Nakai, S. Sakamoto, Y. Hayakawa, K. Tsuji, S. Yoneda, A. Himeno, K. Origasa, K. Shimakawa, T. Takagi, T. Mikawa, and K. Aono, \u201cAn 8\u2006Mb multi-layered cross-point ReRAM macro with 443\u2006MB\/s write throughput,\u201d IEEE International Solid-State Circuits Conference (ISSCC), pp.432-434, 2012, DOI: 10.1109\/ISSCC.2012.6177078. 10.1109\/isscc.2012.6177078","DOI":"10.1109\/ISSCC.2012.6177078"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] T.-Y. Liu, T.H. Yan, R. Scheuerlein, Y. Chen, J.K.Y. Lee, G. Balakrishnan, G. Yee, H. Zhang, A. Yap, J. Ouyang, T. Sasaki, S. Addepalli, A. Al-Shamma, C.-Y. Chen, M. Gupta, G. Hilton, S. Joshi, A. Kathuria, V. Lai, D. Masiwal, M. Matsumoto, A. Nigam, A. Pai, J. Pakhale, C.H. Siau, X. Wu, R. Yin, L. Peng, J.Y. Kang, S. Huynh, H. Wang, N. Nagel, Y. Tanaka, M. Higashitani, T. Minvielle, C. Gorla, T. Tsukamoto, T. Yamaguchi, M. Okajima, T. Okamura, S. Takase, T. Hara, H. Inoue, L. Fasoli, M. Mofidi, R. Shrivastava, and K. Quader, \u201cA 130.7\u2006mm<sup>2<\/sup> 2-layer 32\u2006Gb ReRAM memory device in 24\u2006nm technology,\u201d IEEE International Solid-State Circuits Conference (ISSCC), pp.210-211, 2013, DOI: 10.1109\/ISSCC.2013.6487703. 10.1109\/isscc.2013.6487703","DOI":"10.1109\/ISSCC.2013.6487703"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] R. Mochida, K. Kouno, Y. Hayata, M. Nakayama, T. Ono, H. Suwa, R. Yasuhara, K. Katayama, T. Mikawa, and Y. Gohou, \u201cA 4M synapses integrated Analog ReRAM based 66.5\u2006TOPS\/W neural-network processor with cell current controlled writing and flexible network architecture,\u201d IEEE Symposium on VLSI Technology, pp.175-176, 2018, DOI: 10.1109\/VLSIT.2018.8510676. 10.1109\/vlsit.2018.8510676","DOI":"10.1109\/VLSIT.2018.8510676"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] S. Yu, \u201cNeuro-inspired computing with emerging nonvolatile memorys,\u201d Proc. IEEE, vol.106, no.2, pp.260-285, 2018, DOI: 10.1109\/JPROC.2018.2790840. 10.1109\/jproc.2018.2790840","DOI":"10.1109\/JPROC.2018.2790840"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] Q. Liu, B. Gao, P. Yao, D. Wu, J. Chen, Y. Pang, W. Zhang, Y. Liao, C.-X. Xue, W.-H. Chen, J. Tang, Y. Wang, M.-F. Chang, H. Qian, and H. Wu, \u201cA fully integrated analog ReRAM based 78.4\u2006TOPS\/W compute-in-memory chip with fully parallel MAC computing,\u201d IEEE International Solid-State Circuits Conference (ISSCC), pp.500-502, 2020, DOI: 10.1109\/ISSCC19947.2020.9062953. 10.1109\/isscc19947.2020.9062953","DOI":"10.1109\/ISSCC19947.2020.9062953"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] N. Verma, H. Jia, H. Valavi, Y. Tang, M. Ozatay, L.-Y. Chen, B. Zhang, and P. Deaville, \u201cIn-memory computing: Advances and prospects,\u201d IEEE Solid-State Circuits Mag., vol.11, no.3, pp.43-55, 2019, DOI: 10.1109\/MSSC.2019.2922889. 10.1109\/mssc.2019.2922889","DOI":"10.1109\/MSSC.2019.2922889"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] S. Yu, H. Jiang, S. Huang, X. Peng, and A. Lu, \u201cCompute-in-memory chips for deep learning: Recent trends and prospects,\u201d IEEE Circuits Syst. Mag., vol.21, no.3, pp.31-56, 2021, DOI: 10.1109\/MCAS.2021.3092533. 10.1109\/mcas.2021.3092533","DOI":"10.1109\/MCAS.2021.3092533"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] H. Akinaga and H. Shima, \u201cResistive random access memory (ReRAM) based on metal oxides,\u201d Proc. IEEE, vol.98, no.12, pp.2237-2251, 2010, DOI: 10.1109\/JPROC.2010.2070830. 10.1109\/jproc.2010.2070830","DOI":"10.1109\/JPROC.2010.2070830"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] H.-S.P. Wong, H.-Y. Lee, S. Yu, Y.-S. Chen, Y. Wu, P.-S. Chen, B. Lee, F.T. Chen, and M.-J. Tsai, \u201cMetal-oxide RRAM,\u201d Proc. IEEE, vol.100, no.6, pp.1951-1970, 2012, DOI: 10.1109\/JPROC.2012.2190369. 10.1109\/jproc.2012.2190369","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] S. Yu, P.-Y. Chen, Y. Cao, L. Xia, Y. Wang, and H. Wu, \u201cScaling-up resistive synaptic arrays for neuro-inspired architecture: Challenges and prospect,\u201d IEEE International Electron Devices Meeting (IEDM), pp.17.3.1-17.3.4, 2015, DOI: 10.1109\/IEDM.2015.7409718. 10.1109\/iedm.2015.7409718","DOI":"10.1109\/IEDM.2015.7409718"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] L. Chen, J. Li, Y. Chen, Q. Deng, J. Shen, X. Liang, and L. Jiang, \u201cAccelerator-friendly neural-network training: Learning variations and defects in RRAM crossbar,\u201d Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE), pp.19-24, 2017, DOI: 10.23919\/DATE.2017.7926952. 10.23919\/date.2017.7926952","DOI":"10.23919\/DATE.2017.7926952"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] P. Huang, Y.C. Xiang, Y.D. Zhao, C. Liu, B. Gao, H.Q. Wu, H. Qian, X.Y. Liu, and J.F. Kang, \u201cAnalytic model for statistical state instability and retention behaviors of filamentary analog RRAM array and its applications in design of neural network,\u201d IEEE International Electron Devices Meeting (IEDM), pp.40.4.1-40.4.4, 2018, DOI: 10.1109\/IEDM.2018.8614567. 10.1109\/iedm.2018.8614567","DOI":"10.1109\/IEDM.2018.8614567"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] S. Ambrogio, M. Gallot, K. Spoon, H. Tsai, C. Mackin, M. Wesson, S. Kariyappa, P. Narayanan, C.-C. Liu, A. Kumar, A. Chen, and G.W. Burr, \u201cReducing the impact of phase-change memory conductance drift on the inference of large-scale hardware neural networks,\u201d IEEE International Electron Devices Meeting (IEDM), pp.6.1.1-6.1.4, 2019, DOI: 10.1109\/IEDM19573.2019.8993482. 10.1109\/iedm19573.2019.8993482","DOI":"10.1109\/IEDM19573.2019.8993482"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] K. Higuchi, C. Matsui, N. Misawa, and K. Takeuchi, \u201cComprehensive computation-in-memory simulation platform with non-volatile memory non-ideality consideration for deep learning applications,\u201d International Conference on Solid State Devices and Materials (SSDM), pp.121-122, 2021. 10.7567\/ssdm.2021.b-5-03","DOI":"10.7567\/SSDM.2021.B-5-03"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] K. Higuchi, C. Matsui, and K. Takeuchi, \u201cInvestigation of memory non-ideality impacts on non-volatile memory based computation-in-memory AI inference by comprehensive simulation platform,\u201d IEEE Silicon Nanoelectronics Workshop (SNW), pp.57-58, 2022. 10.1109\/snw56633.2022.9889067","DOI":"10.1109\/SNW56633.2022.9889067"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] Y. Jeong, M.A. Zidan, and W.D. Lu, \u201cParasitic effect analysis in memristor-array-based neuromorphic systems,\u201d IEEE Trans. Nanotechnol., vol.17, no.1, pp.184-193, 2018, DOI: 10.1109\/TNANO.2017.2784364. 10.1109\/tnano.2017.2784364","DOI":"10.1109\/TNANO.2017.2784364"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] F. Zhang and M. Hu, \u201cMitigate parasitic resistance in resistive crossbar-based convolutional neural networks,\u201d ACM Journal on Emerging Technologies in Computing Systems (JETC), vol.16, no.3, pp.1-20, 2020, DOI: 10.1145\/3371277. 10.1145\/3371277","DOI":"10.1145\/3371277"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] M. Hu, J.P. Strachan, Z. Li, E.M. Grafals, N. Davila, C. Graves, S. Lam, N. Ge, J.J. Yang, and R. Stanley Williams, \u201cDot-product engine for neuromorphic computing: Programming 1T1M crossbar to accelerate matrix-vector multiplication,\u201d Design Automation Conference (DAC), pp.1-6, 2016, DOI: 10.1145\/2897937.2898010. 10.1145\/2897937.2898010","DOI":"10.1145\/2897937.2898010"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] M.E. Fouda, S. Lee, J. Lee, G.H. Kim, F. Kurdahi, and A.M. Eltawi, \u201cIR-QNN framework: An IR drop-aware offline training of quantized crossbar arrays,\u201d IEEE Access, vol.8, pp.228392-228408, 2020, DOI: 10.1109\/ACCESS.2020.3044652. 10.1109\/access.2020.3044652","DOI":"10.1109\/ACCESS.2020.3044652"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] L.X. Han, Y.C. Xiang, P. Huang, G.H. Yu, R.Z. Han, X.Y. Liu, and J.F. Kang, \u201cNovel weight mapping method for reliable NVM based neural network,\u201d IEEE International Reliability Physics Symposium (IRPS), pp.1-6, 2021, DOI: 10.1109\/IRPS46558.2021.9405200. 10.1109\/irps46558.2021.9405200","DOI":"10.1109\/IRPS46558.2021.9405200"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] P.-Y. Chen, B. Lin, I-T. Wang, T.-H. Hou, J. Ye, S. Vrudhula, J.-s. Seo, Y. Cao, and S. Yu, \u201cMitigating effects of non-ideal synaptic device characteristics for on-chip learning,\u201d IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp.194-199, 2015, DOI: 10.1109\/ICCAD.2015.7372570. 10.1109\/iccad.2015.7372570","DOI":"10.1109\/ICCAD.2015.7372570"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] P.-Y. Chen, D. Kadetotad, Z. Xu, A. Mohanty, B. Lin, J. Ye, S. Vrudhula, J.-s. Seo. Y. Cao, and S. Yu, \u201cTechnology-design co-optimization of resistive cross-point array for accelerating learning algorithms on chip,\u201d Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE), pp.854-859, 2015. 10.7873\/date.2015.0620","DOI":"10.7873\/DATE.2015.0620"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] A. Chen, \u201cA comprehensive crossbar array model with solutions for line resistance and nonlinear device characteristics,\u201d IEEE Trans. Electron Devices, vol.60, no.4, pp.1318-1326, 2013, DOI: 10.1109\/TED.2013.2246791. 10.1109\/ted.2013.2246791","DOI":"10.1109\/TED.2013.2246791"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] M. Morimoto, S. Muraoka, S. Awamura, K. Kawai, N. Hattori, S. Ito, and S. Yoneda, \u201cResistive switching element scaling toward 22\u2006nm embedded ReRAM and beyond,\u201d International Conference on Solid State Devices and Materials (SSDM), pp.121-122, 2024, DOI: 10.7567\/SSDM.2024.B-7-01. 10.7567\/ssdm.2024.b-7-01","DOI":"10.7567\/SSDM.2024.B-7-01"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] K. Yamauchi, N. Misawa, H. Shima, Y. Naitoh, H. Akinaga, C. Matsui, and K. Takeuchi, \u201cRead voltage dependency of random telegraph noise in the intermediate state of TaO<sub>X<\/sub>-based ReRAM,\u201d IEEE International Reliability Physics Symposium (IRPS), pp.1-6, 2025, DOI: 10.1109\/IRPS48204.2025.10983826. 10.1109\/irps48204.2025.10983826","DOI":"10.1109\/IRPS48204.2025.10983826"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] Y. Deguchi and K. Takeuchi, \u201c3D-NAND flash solid-state drive (SSD) for deep neural network weight storage of IoT edge devices with 700x data-retention lifetime extention,\u201d IEEE International Memory Workshop (IMW), pp.1-4, 2018, DOI: 10.1109\/IMW.2018.8388776. 10.1109\/imw.2018.8388776","DOI":"10.1109\/IMW.2018.8388776"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] M. Yu, Y. Cai, Z. Wang, Y. Fang, Y. Liu, Z. Yu, Y. Pan, Z. Zhang, J. Tan, X. Yang, M. Li, and R. Huang, \u201cNovel vertical 3D structure of TaO<sub>x<\/sub>-based RRAM with self-localized switching region by sidewall electrode oxidation,\u201d Sci. Rep., vol.6, article 21020, 2016, DOI: 10.1038\/srep21020. 10.1038\/srep21020","DOI":"10.1038\/srep21020"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] Z. Ding, J. Tang, F. Hu, and W. Zhang, \u201cResistive switching behaviors of oxygen-rich TaO<sub>x<\/sub> films prepared by reactive magnetron sputtering,\u201d Journal of Asian Ceramic Societies, vol.11, no.3, pp.338-346, 2023, DOI: 10.1080\/21870764.2023.2216563. 10.1080\/21870764.2023.2216563","DOI":"10.1080\/21870764.2023.2216563"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E109.A\/3\/E109.A_2025VLP0011\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T04:11:50Z","timestamp":1772856710000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E109.A\/3\/E109.A_2025VLP0011\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,3,1]]},"references-count":28,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2026]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.2025vlp0011","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,3,1]]},"article-number":"2025VLP0011"}}