{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T04:03:50Z","timestamp":1648872230965},"reference-count":18,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/transfun.e99.a.2310","type":"journal-article","created":{"date-parts":[[2016,11,30]],"date-time":"2016-11-30T17:09:35Z","timestamp":1480525775000},"page":"2310-2319","source":"Crossref","is-referenced-by-count":0,"title":["Logic-Path-and-Clock-Path-Aware At-Speed Scan Test Generation"],"prefix":"10.1587","volume":"E99.A","author":[{"given":"Fuqiang","family":"LI","sequence":"first","affiliation":[{"name":"Kyushu Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoqing","family":"WEN","sequence":"additional","affiliation":[{"name":"Kyushu Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kohei","family":"MIYASE","sequence":"additional","affiliation":[{"name":"Kyushu Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefan","family":"HOLST","sequence":"additional","affiliation":[{"name":"Kyushu Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seiji","family":"KAJIHARA","sequence":"additional","affiliation":[{"name":"Kyushu Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] L.-T. Wang, X. Wen, and K.S. Abdel-Hafez, Chapter 2: Design for Testability, in VLSI Test Principles and Architectures: Design for Testability, L.-T. Wang, C.-W. Wu, and X. Wen, Eds., Morgan Kaufmann, San Francisco, 2006.","DOI":"10.1016\/B978-012370597-6\/50006-8"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] M. Tehranipoor and N. Ahmed, Nanometer Technology Designs: High-Quality Delay Tests, Springer, 2008.","DOI":"10.1007\/978-0-387-75728-5"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] P. Girard, N. Nicolici, and X. Wen, Eds., Power-Aware Testing and Test Strategies for Low Power Devices, Springer, New York, 2009.","DOI":"10.1007\/978-1-4419-0928-2"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] P. Girard, X. Wen, and N.A. Touba, Chapter 7: Low-Power Testing, in System-on-Chip Test Architectures: Nanometer Design for Testability, L.-T. Wang, C.E. Stroud, and N.A. Touba, Eds., Morgan Kaufmann, San Francisco, 2007.","DOI":"10.1016\/B978-012373973-5.50012-7"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] X. Wen, Y. Nishida, K. Miyase, S. Kajihara, P. Girard, M. Tehranipoor, and L.-T. Wang, \u201cOn pinpoint capture power management in at-speed scan test generation,\u201d Proc. 2012 IEEE International Test Conference, pp.1-10, 2012.","DOI":"10.1109\/TEST.2012.6401548"},{"key":"6","unstructured":"[6] X. Wen, Y. Yamashita, S. Kajihara, L.-T. Wang, K.K. Saluja, and K. Kinoshita, \u201cOn low-capture-power test generation for scan testing,\u201d Proc. 23rd IEEE VLSI Test Symposium (VTS&apos;05), pp.265-270, 2005."},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] X. Wen, K. Miyase, S. Kajihara, H. Furukawa, Y. Yamato, A. Takashima, K. Noda, H. Ito, K. Hatayama, T. Aikyo, and K.K. Saluja, \u201cA capture-safe test generation scheme for at-speed scan testing,\u201d Proc. 13th European Test Symposium, pp.55-60, 2008.","DOI":"10.1109\/ETS.2008.13"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] X. Wen, K. Enokimoto, K. Miyase, Y. Yamato, M.A. Kochte, S. Kajihara, P. Girard, and M. Tehranipoor, \u201cPower-aware test generation with guaranteed launch safety for at-speed scan testing,\u201d Proc. 29th VLSI Test Symposium, pp.166-171, 2011.","DOI":"10.1109\/VTS.2011.5783778"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] H. Furukawa, X. Wen, K. Miyase, Y. Yamato, S. Kajihara, P. Girard, L.-T. Wang, and M. Tehranipoor, \u201cCTX: A clock-gating-based test relaxation and <i>X<\/i>-filling scheme for reducing yield loss risk in at-speed scan testing,\u201d Proc. 17th Asian Test Symposium, pp.397-402, 2008.","DOI":"10.1109\/ATS.2008.27"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] N. Ahmed, M. Tehranipoor, and V. Jayaram, \u201cTransition delay fault test pattern generation considering supply voltage noise in a SOC design,\u201d PRoc. 44th ACM\/IEEE Design Automation Conference, pp.533-538, 2007.","DOI":"10.1109\/DAC.2007.375222"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] R. Saleh, S.Z. Hussain, S. Rochel, and D. Overhauser, \u201cClock skew verification in the presence of IR-drop in the power distribution network,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.19, no.6, pp.635-644, 2000.","DOI":"10.1109\/43.848085"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] K. Asada, X. Wen, S. Holst, K. Miyase, S. Kajihara, M.A. Kochte, E. Schneider, H.-J. Wunderlich, and J. Qian, \u201cLogic\/clock-path-aware at-speed scan test generation for avoiding false capture failures and reducing clock stretch,\u201d Proc. IEEE 24th Asian Test Symposium (ATS), pp.103-108, 2015.","DOI":"10.1109\/ATS.2015.25"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] S. Remersaro, X. Lin, Z. Zhang, S. Reddy, I. Pomeranz, and J. Rajski, \u201cPreferred fill: A scalable method to reduce capture power for scan based designs,\u201d Proc. IEEE International Test Conference, pp.1-10, 2006.","DOI":"10.1109\/TEST.2006.297694"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] M. Yoshimura, Y. Takahashi, H. Yamazaki, and T. Hosokawa, \u201cA don&apos;t care filling method to reduce capture power based on correlation of FF transitions,\u201d Proc. IEEE 24th Asian Test Symposium (ATS), pp.13-18, 2015.","DOI":"10.1109\/ATS.2015.10"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] X. Wen, K. Miyase, T. Suzuki, S. Kajihara, Y. Ohsumi, and K.K. Saluja, \u201cCritical-path-aware <i>X<\/i>-Filling for effective IR-drop reduction in at-speed scan testing,\u201d Proc. 44th ACM\/IEEE Design Automation Conference, pp.527-532, 2007.","DOI":"10.1109\/DAC.2007.375221"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] B. Benware, C. Schuermyer, N. Tamarapalli, K.-H. Tsai, S. Ranganathan, R. Madge, J. Rajski, and P. Krishnamurthy, \u201cImpact of multiple-detect test patterns on product quality,\u201d Proc. International Test Conference, ITC 2003., pp.1031-1040, 2003.","DOI":"10.1109\/TEST.2003.1271091"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] Y. Sato, S. Hamada, T. Maeda, A. Takatori, Y. Nozuyama, and S. Kajihara, \u201cInvisible delay quality \u2014 SDQM model lights up what could not be seen,\u201d Proc. IEEE International Conference on Test, pp.1202-1210, 2005.","DOI":"10.1109\/TEST.2005.1584088"},{"key":"18","unstructured":"[18] C. Hay, \u201cTesting low power designs with power-aware test,\u201d Synopsys White Paper, pp.1-5, 2008."}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E99.A\/12\/E99.A_2310\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,15]],"date-time":"2019-09-15T23:54:42Z","timestamp":1568591682000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E99.A\/12\/E99.A_2310\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":18,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.e99.a.2310","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}