{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,4]],"date-time":"2025-05-04T12:40:06Z","timestamp":1746362406755,"version":"3.40.4"},"reference-count":27,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"9","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2014]]},"DOI":"10.1587\/transinf.2013lop0010","type":"journal-article","created":{"date-parts":[[2014,8,31]],"date-time":"2014-08-31T23:32:28Z","timestamp":1409527948000},"page":"2286-2295","source":"Crossref","is-referenced-by-count":5,"title":["Asynchronous Stochastic Decoding of LDPC Codes: Algorithm and Simulation Model"],"prefix":"10.1587","volume":"E97.D","author":[{"given":"Naoya","family":"ONIZAWA","sequence":"first","affiliation":[{"name":"Frontier Research Institute for Interdisciplinary Sciences, Tohoku University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Warren J.","family":"GROSS","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, McGill University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takahiro","family":"HANYU","sequence":"additional","affiliation":[{"name":"Research Institute of Electrical Communication, Tohoku University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vincent C.","family":"GAUDET","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Waterloo"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] R. Gallager, \u201cLow-density parity-check codes,\u201d IRE Trans. Inf. Theory, vol.8, no.1, pp.21-28, Jan. 1962.","DOI":"10.1109\/TIT.1962.1057683"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] D. MacKay, \u201cGood error-correcting codes based on very sparse matrices,\u201d Proc. IEEE International Symposium on Information Theory, p.113, June\/July 1997.","DOI":"10.1109\/ISIT.1997.613028"},{"key":"3","unstructured":"[3] IEEE 802.16 Working Group [Online] Available: www.ieee802.org\/16."},{"key":"4","unstructured":"[4] IEEE 802.11n Working Group [Online] Available: www.ieee802.org\/11."},{"key":"5","unstructured":"[5] IEEE P802.3an 10GBASE-T Task Force [Online] Available: www.ieee802.org\/3\/an."},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] F. Kschischang, B. Frey, and H.A. Loeliger, \u201cFactor graphs and the sum-product algorithm,\u201d IEEE Trans. Inf. Theory, vol.47, no.2, pp.498-519, Feb. 2001.","DOI":"10.1109\/18.910572"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] A. Blanksby and C. Howland, \u201cA 690-mW 1-Gb\/s 1024-b, rate-1\/2 low-density parity-check code decoder,\u201d IEEE J. Solid-State Circuits, vol.37, no.3, pp.404-412, March 2002.","DOI":"10.1109\/4.987093"},{"key":"8","unstructured":"[8] A. Darabiha, A. Chan Carusone, and F. Kschischang, \u201cPower reduction techniques for LDPC decoders,\u201d IEEE J. Solid-State Circuits, vol.43, no.8, pp.1835-1845, Aug. 2008."},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] Z. Zhang, V. Anantharam, M. Wainwright, and B. Nikolic, \u201cAn efficient 10GBASE-T Ethernet LDPC decoder design with low error floors,\u201d IEEE J. Solid-State Circuits, vol.45, no.4, pp.843-855, April 2010.","DOI":"10.1109\/JSSC.2010.2042255"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] T. Mohsenin, D. Truong, and B. Baas, \u201cA low-complexity message-passing algorithm for reduced routing congestion in LDPC decoders,\u201d IEEE Trans. Circuits Syst. I: Regular Papers, vol.57, no.5, pp.1048-1061, May 2010.","DOI":"10.1109\/TCSI.2010.2046957"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] V. Gaudet and A. Rapley, \u201cIterative decoding using stochastic computation,\u201d Electron. Lett., vol.39, no.3, pp.299-301, Feb. 2003.","DOI":"10.1049\/el:20030217"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] S. Sharifi Tehrani, W. Gross, and S. Mannor, \u201cStochastic decoding of LDPC codes,\u201d IEEE Commun. Lett., vol.10, no.10, pp.716-718, Oct. 2006.","DOI":"10.1109\/LCOMM.2006.060570"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] S. Tehrani, S. Mannor, and W. Gross, \u201cSurvey of stochastic computation on factor graphs,\u201d 37th International Symposium on Multiple-Valued Logic, p.54, May 2007.","DOI":"10.1109\/ISMVL.2007.53"},{"key":"14","unstructured":"[14] S. Sharifi Tehrani, S. Mannor, and W. Gross, \u201cFully parallel stochastic LDPC decoders,\u201d IEEE Trans. Signal Process., vol.56, no.11, pp.5692-5703, Nov. 2008."},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] S. Sharifi Tehrani, A. Naderi, G.A. Kamendje, S. Hemati, S. Mannor, and W. Gross, \u201cMajority-based tracking forecast memories for stochastic LDPC decoding,\u201d IEEE Trans. Signal Process., vol.58, no.9, pp.4883-4896, Sept. 2010.","DOI":"10.1109\/TSP.2010.2051434"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] V.C. Gaudet and W.J. Gross, \u201cSwitching activity in stochastic decoders,\u201d 40th IEEE International Symposium on Multiple-Valued Logic, pp.167-172, May 2010.","DOI":"10.1109\/ISMVL.2010.39"},{"key":"17","unstructured":"[17] C. Winstead, V. Gaudet, A. Rapley, and C. Schlegel, \u201cStochastic iterative decoders,\u201d International Symposium on Information Theory, 2005. ISIT 2005, pp.1116-1120, Sept. 2005."},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] G. Sarkis, S. Mannor, and W. Gross, \u201cStochastic decoding of LDPC codes over GF(q),\u201d IEEE International Conference on Communications, 2009, pp.1-5, June 2009.","DOI":"10.1109\/ICC.2009.5199493"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] N. Onizawa, V. Gaudet, T. Hanyu, and W. Gross, \u201cAsynchronous stochastic decoding of low-density parity-check codes,\u201d IEEE 42nd International Symposium on Multiple-Valued Logic (ISMVL), pp.92-97, May 2012.","DOI":"10.1109\/ISMVL.2012.35"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] N. Onizawa, W. Gross, T. Hanyu, and V. Gaudet, \u201cLowering error floors in stochastic decoding of LDPC codes based on wire-delay dependent asynchronous updating,\u201d IEEE 43rd International Symposium on Multiple-Valued Logic (ISMVL), pp.254-259, 2013.","DOI":"10.1109\/ISMVL.2013.35"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] N. Onizawa, W. Gross, T. Hanyu, and V. Gaudet, \u201cClockless stochastic decoding of low-density parity-check codes,\u201d 2012 IEEE Workshop on Signal Processing Systems, pp.143-148, Oct. 2012.","DOI":"10.1109\/SiPS.2012.53"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] N. Onizawa, W. Gross, T. Hanyu, and V. Gaudet, \u201cClockless stochastic decoding of low-density parity-check codes: architecture and simulation model,\u201d J. Signal Process. Syst., pp.1-10, 2013.","DOI":"10.1109\/SiPS.2012.53"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] N. Onizawa, T. Ikeda, T. Hanyu, and V. Gaudet, \u201c3.2-Gb\/s 1024-b rate-1\/2 LDPC decoder chip using a flooding-type update-schedule algorithm,\u201d 50th Midwest Symposium on Circuits and Systems, pp.217-220, Aug. 2007.","DOI":"10.1109\/MWSCAS.2007.4488574"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] N. Onizawa, T. Hanyu, and V. Gaudet, \u201cDesign of high-throughput fully parallel LDPC decoders based on wire partitioning,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.18, no.3, pp.482-489, March 2010.","DOI":"10.1109\/TVLSI.2008.2011360"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] N. Onizawa, V. Gaudet, and T. Hanyu, \u201cHigh-throughput bit-serial LDPC decoder LSI based on multiple-valued asynchronous interleaving,\u201d IEICE Trans. Electron., vol.E92-C, no.6, pp.867-874, June 2009.","DOI":"10.1587\/transele.E92.C.867"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] N. Onizawa, V. Gaudet, and T. Hanyu, \u201cLow-energy asynchronous interleaver for clockless fully parallel LDPC decoding,\u201d IEEE Trans. Circuits Syst. I: Regular Papers, vol.58, no.8, pp.1933-1943, Aug. 2011.","DOI":"10.1109\/TCSI.2011.2107271"},{"key":"27","unstructured":"[27] K. Christensen, P. Jensen, P. Korger, and J. Sparso, \u201cThe design of an asynchronous TinyRISCTM TR4101 microprocessor core,\u201d Proc. 1998 Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems, 1998, pp.108-119, March\/April 1998."}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E97.D\/9\/E97.D_2013LOP0010\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,4]],"date-time":"2025-05-04T12:13:13Z","timestamp":1746360793000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E97.D\/9\/E97.D_2013LOP0010\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"references-count":27,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2014]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2013lop0010","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"type":"print","value":"0916-8532"},{"type":"electronic","value":"1745-1361"}],"subject":[],"published":{"date-parts":[[2014]]}}}