{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,4]],"date-time":"2025-05-04T12:40:07Z","timestamp":1746362407417,"version":"3.40.4"},"reference-count":23,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"9","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2014]]},"DOI":"10.1587\/transinf.2013lop0013","type":"journal-article","created":{"date-parts":[[2014,8,31]],"date-time":"2014-08-31T23:32:28Z","timestamp":1409527948000},"page":"2253-2261","source":"Crossref","is-referenced-by-count":3,"title":["A Lower Bound on the Gate Count of Toffoli-Based Reversible Logic Circuits"],"prefix":"10.1587","volume":"E97.D","author":[{"given":"Takashi","family":"HIRAYAMA","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Iwate University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hayato","family":"SUGAWARA","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Iwate University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Katsuhisa","family":"YAMANAKA","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Iwate University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasuaki","family":"NISHITANI","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Iwate University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] P. Gupta, A. Agrawal, and N.K. Jha, \u201cAn algorithm for synthesis of reversible logic circuits,\u201d IEEE Trans. Comput.-Aided. Des. Integr. Circuits Syst., vol.25, no.11, pp.2317-2330, Nov. 2006."},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] K. Iwama, Y. Kambayashi, and S. Yamashita, \u201cTransformation rules for designing CNOT-based quantum circuits,\u201d Proc. 39th DAC, pp.419-424, USA, 2002.","DOI":"10.1145\/514022.514026"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] D. Maslov, G. Dueck, and D. Miller, \u201cToffoli network synthesis with templates,\u201d IEEE Trans. Comput.-Aided. Des. Integr. Circuits Syst., vol.24, no.6, pp.807-817, June 2005.","DOI":"10.1109\/TCAD.2005.847911"},{"key":"4","unstructured":"[4] D. Miller and G. Dueck, \u201cSpectral techniques for reversible logic synthesis,\u201d Proc. Reed-Muller 2003 Workshop, pp.56-62, Trier, Germany, March 2003."},{"key":"5","unstructured":"[5] M. Nielsen and I. Chuang, Quantum Computation and Quantum Information, Cambridge University Press, 2000."},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] G. Dueck, D. Maslov, and D. Miller, \u201cTransformation-based synthesis of networks of Toffoli\/Fredkin gates,\u201d Proc. Canadian Conference on Electrical and Computer Engineering, vol.1, pp.211-214, May 2003.","DOI":"10.1109\/CCECE.2003.1226380"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] P. Kerntopf, \u201cA new heuristic algorithm for reversible logic synthesis,\u201d Proc. 41st DAC, pp.834-837, 2004.","DOI":"10.1145\/996566.996789"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] D. Maslov, G. Dueck, and D. Miller, \u201cSynthesis of Fredkin-Toffoli reversible networks,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.13, no.6, pp.765-769, June 2005.","DOI":"10.1109\/TVLSI.2005.844284"},{"key":"9","unstructured":"[9] D. Maslov and G. Dueck, \u201cReversible cascades with minimal garbage,\u201d IEEE Trans. Comput.-Aided. Des. Integr. Circuits Syst., vol.23, no.11, pp.1497-1509, Nov. 2004."},{"key":"10","unstructured":"[10] L. Storme, A. De Vos, and G. Jacobs, \u201cGroup theoretical aspects of reversible logic gates,\u201d J. Universal Computer Science, vol.5, no.5, pp.307-321, 1999."},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] H. Thapliyal and N. Ranganathan, \u201cDesign of reversible sequential circuits optimizing quantum cost, delay and garbage outputs,\u201d ACM J. Emerging Technologies in Computing Systems, vol.6, no.4, article 14, Dec. 2010.","DOI":"10.1145\/1877745.1877748"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] H. Thapliyal and N. Ranganathan, \u201cDesign of efficient reversible logic based binary and BCD adder circuits,\u201d ACM J. Emerging Technologies in Computing Systems, vol.9, no.3, pp.17: 1-17: 31, Oct. 2013.","DOI":"10.1145\/2491682"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] M. Saeedi and I.L. Markov, \u201cSynthesis and optimization of reversible circuits-A survey,\u201d ACM Comput. Surv., vol.45, no.2, article 21, Feb. 2013.","DOI":"10.1145\/2431211.2431220"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] O. Golubitsky, S.M. Falconer, and D. Maslov, \u201cSynthesis of the optimal 4-bit reversible circuits,\u201d Proc. 47th DAC, pp.653-656, USA, June 2010.","DOI":"10.1145\/1837274.1837440"},{"key":"15","unstructured":"[15] M. Szyprowski and P. Kerntopf, \u201cReducing quantum cost in reversible Toffoli circuits,\u201d Proc. Reed-Muller 2011 Workshop, pp.127-136, Tuusula, Finland, May 2011."},{"key":"16","unstructured":"[16] N.M. Nayeem and J.E. Rice, \u201cImproved ESOP-based synthesis of reversible logic,\u201d Proc. Reed-Muller 2011 Workshop, pp.57-62, Tuusula, Finland, May 2011."},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] M. Saeedi, M.S. Zamani, M. Sedighi, and Z. Sasanian, \u201cReversible circuit synthesis using a cycle-based approach,\u201d ACM J. Emerging Technologies in Computing Systems, vol.6, no.4, article 13, Dec. 2010.","DOI":"10.1145\/1877745.1877747"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] V.V. Shende, A.K. Prasad, I.L. Markov, and J.P. Hayes, \u201cSynthesis of reversible logic circuits,\u201d IEEE Trans. Comput.-Aided. Des. Integr. Circuits Syst., vol.22, no.6, pp.710-722, June 2003.","DOI":"10.1109\/TCAD.2003.811448"},{"key":"19","unstructured":"[19] M. Higashiohno, T. Hirayama, and Y. Nishitani, \u201cA lower bound on the number of Toffoli gates in reversible logic circuits,\u201d IEICE Trans. Fundamentals (Japanese Edition), vol.J92-A, no.4, pp.263-266, April 2009."},{"key":"20","unstructured":"[20] M. Davio, J.P. Deschamps, and A. Thayse, Discrete and Switching Functions, McGraw-Hill International, 1978."},{"key":"21","unstructured":"[21] D. Maslov, \u201cReversible logic synthesis benchmarks,\u201d http:\/\/webhome.cs.uvic.ca\/~dmaslov\/"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] M. Szyprowski and P. Kerntopf, \u201cEstimating the quality of complexity measures in heuristics for reversible logic synthesis,\u201d Proc. IEEE Congress on Evolutionary Computation, pp.1-8, Barcelona, Spain, July 2010.","DOI":"10.1109\/CEC.2010.5586069"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] O. Golubitsky and D. Maslov, \u201cA study of optimal 4-bit reversible Toffoli circuits and their synthesis,\u201d IEEE Trans. Comput., vol.61, no.9, pp.1341-1353, Sept. 2012.","DOI":"10.1109\/TC.2011.144"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E97.D\/9\/E97.D_2013LOP0013\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,4]],"date-time":"2025-05-04T12:13:19Z","timestamp":1746360799000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E97.D\/9\/E97.D_2013LOP0013\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"references-count":23,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2014]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2013lop0013","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"type":"print","value":"0916-8532"},{"type":"electronic","value":"1745-1361"}],"subject":[],"published":{"date-parts":[[2014]]}}}