{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,4]],"date-time":"2025-05-04T23:40:06Z","timestamp":1746402006593,"version":"3.40.4"},"reference-count":23,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. &amp; Syst."],"published-print":{"date-parts":[[2014]]},"DOI":"10.1587\/transinf.2014edp7039","type":"journal-article","created":{"date-parts":[[2014,10,1]],"date-time":"2014-10-01T01:02:15Z","timestamp":1412125335000},"page":"2706-2718","source":"Crossref","is-referenced-by-count":0,"title":["On Achieving Capture Power Safety in At-Speed Scan-Based Logic BIST"],"prefix":"10.1587","volume":"E97.D","author":[{"given":"Akihiro","family":"TOMITA","sequence":"first","affiliation":[{"name":"Kyushu Institute of Technology"}]},{"given":"Xiaoqing","family":"WEN","sequence":"additional","affiliation":[{"name":"Kyushu Institute of Technology"}]},{"given":"Yasuo","family":"SATO","sequence":"additional","affiliation":[{"name":"Kyushu Institute of Technology"}]},{"given":"Seiji","family":"KAJIHARA","sequence":"additional","affiliation":[{"name":"Kyushu Institute of Technology"}]},{"given":"Kohei","family":"MIYASE","sequence":"additional","affiliation":[{"name":"Kyushu Institute of Technology"}]},{"given":"Stefan","family":"HOLST","sequence":"additional","affiliation":[{"name":"Kyushu Institute of Technology"}]},{"given":"Patrick","family":"GIRARD","sequence":"additional","affiliation":[{"name":"LIRMM"}]},{"given":"Mohammad","family":"TEHRANIPOOR","sequence":"additional","affiliation":[{"name":"University of Connecticut"}]},{"given":"Laung-Terng","family":"WANG","sequence":"additional","affiliation":[{"name":"SynTest Technologies, Inc."}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] L.-T. Wang, X. Wen, and K.S. Abdel-Hafez, \u201cDesign for testability,\u201d in VLSI Test Principles and Architectures: Design for Testability, ed. L.-T. Wang, C.W. Wu, and X. Wen, Morgan Kaufmann, San Francisco, 2006.","DOI":"10.1016\/B978-012370597-6\/50006-8"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] L.-T. Wang, \u201cLogic built-in self-test,\u201d in VLSI Test Principles and Architectures: Design for Testability, ed. L.-T. Wang, C.W. Wu, and X. Wen, Morgan Kaufmann, San Francisco, 2006.","DOI":"10.1016\/B978-012370597-6\/50009-3"},{"key":"3","unstructured":"[3] D.M. Walker and M.S. Hsiao, \u201cDelay testing,\u201d in System-on-Chip Test Architectures: Nanometer Design for Testability, ed. L.-T. Wang, C.E. Strond, and N.A. Touba, Morgan Kaufmann, San Francisco, 2007."},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] J. Saxena, K. Butler, and L. Whetsel, \u201cAn analysis of power reduction techniques in scan testing,\u201d Proc. IEEE Int&apos;l Test Conf., pp.670-677, 2001.","DOI":"10.1109\/TEST.2001.966687"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] P. Girard, X. Wen, and N.A. Touba, \u201cLow-power testing,\u201d in System-on-Chip Test Architectures: Nanometer Design for Testability, ed. L.-T. Wang, C.E. Strond, and N.A. Touba, Morgan Kaufmann, San Francisco, 2007.","DOI":"10.1016\/B978-012373973-5.50012-7"},{"key":"6","unstructured":"[6] S. Ravi, \u201cPower-aware test: Challenges and solutions,\u201d Proc. IEEE Int&apos;l Test Conf., Lecture 2.2, 2007."},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] P. Girard, N. Nicolici, and X. Wen, eds., Power-aware testing and test strategies for low power devices, Springer, New York, Oct. 2009.","DOI":"10.1007\/978-1-4419-0928-2"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] M. Tehranipoor and K. Butler, \u201cPower supply noise: A survey on effects and research,\u201d IEEE Des. Test Comput., vol.27, no.2, pp.51-67, March-April 2010.","DOI":"10.1109\/MDT.2010.52"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] Y. Yamato, X. Wen, M.A. Kochte, K. Miyase, S. Kajihara, and L.-T. Wang, \u201cA novel scan segmentation design method for avoiding shift timing failure in scan testing,\u201d Proc. IEEE Intl. Test Conf., Paper 12.1, 2011.","DOI":"10.1109\/TEST.2011.6139162"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] V.R. Devanathan and S.K. Vooka, \u201cOn reducing peak capture power of transition delay fault test for SoCs with unwrapped cores,\u201d J. Low Power Electronics, vol.2, no.3, pp.464-476, 2006.","DOI":"10.1166\/jolpe.2006.098"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] X. Wen, K. Enokimoto, K. Miyase, Y. Yamato, M. Kochte, S. Kajihara, P. Girard, and M. Tehranipoor, \u201cPower-aware test generation with guaranteed launch safety for at-speed scan testing,\u201d Proc. IEEE VLSI Test Symp., pp.167-171, 2011.","DOI":"10.1109\/VTS.2011.5783778"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] X. Wen, Y. Nishida, K. Miyase, S. Kajihara, P. Girard, M. Tehranipoor, and L.-T. Wang, \u201cOn pinpoint capture power management in at-speed scan test generation,\u201d Proc. IEEE Int&apos;l Test Conf., Paper 6.1, 2012.","DOI":"10.1109\/TEST.2012.6401548"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] L. Whetsel, \u201cAdapting scan architectures for low power operation,\u201d Proc. IEEE Int&apos;l Test Conf., pp.863-872, 2000.","DOI":"10.1109\/TEST.2000.894297"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] S. Gerstendorfer and H.-J. Wunderlich, \u201cMinimized power consumption for scan-based BIST,\u201d Proc. IEEE Intl. Test Conf., pp.77-84, 1999.","DOI":"10.1109\/TEST.1999.805616"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] H.-J. Wunderlich and C. Zoellin, \u201cPower-aware design-for-test,\u201d in Power-Aware Testing and Test Strategies for Low Power Devices, eds. P. Girard, N. Nicolici, and X. Wen, Springer, New York, 2009.","DOI":"10.1007\/978-1-4419-0928-2_4"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] M.E. Imhof, C.G. Zoellin, H.-J. Wunderlich, N. Maeding, and J. Leenstra, \u201cScan test planning for power reduction,\u201d Proc. Design Automation Conf., pp.521-526, 2007.","DOI":"10.1145\/1278480.1278614"},{"key":"17","unstructured":"[17] X. Wen, Y. Yamashita, S. Kajihara, L.-T. Wang, K.K. Saluja, and K. Kinoshita, \u201cOn low-capture-power test generation for scan testing,\u201d Proc. IEEE VLSI Test Symp., pp.265-270, 2005."},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] Y. Tang, H. Wunderlich, P. Engelke, I. Polian, B. Becker, J. Schloffel, F. Hapke, and M. Wittke, \u201c<i>X<\/i>-masking during logic BIST and its impact on defect coverage,\u201d IEEE Trans. Very Large Scale Integr. Syst., vol.14, no.2, pp.193-202, Feb. 2006.","DOI":"10.1109\/TVLSI.2005.863742"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] R. Garg, R. Putman, and N.A. Touba, \u201cIncreasing output compaction in presence of unknowns using an X-canceling MISR with deterministic observation,\u201d Proc. IEEE VLSI Test Symp., pp.35-42, 2008.","DOI":"10.1109\/VTS.2008.42"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] X. Wen, K. Miyase, T. Suzuki, S. Kajihara, Y. Ohsumi, and K.K. Saluja, \u201cCritical-path-aware <i>X<\/i>-filling for effective IR-drop reduction in at-speed scan testing,\u201d Proc. Design Automation Conf., pp.527-532, 2007.","DOI":"10.1109\/DAC.2007.375221"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] J.-C. Ju and R.A. Saleh, \u201cIncremental techniques for the identification of statically sensitizable critical paths,\u201d Proc. Design Automation Conf., pp.541-546, 1991.","DOI":"10.1145\/127601.127729"},{"key":"22","unstructured":"[22] S. Wang and S.K. Gupta, \u201cATPG for heat dissipation minimization during test application,\u201d Proc. IEEE Int&apos;l Test Conf., pp.250-258, 1994."},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] J. Ma, J. Lee, and M. Tehranipoor, \u201cLayout-aware pattern generation for maximizing supply noise effects on critical paths,\u201d Proc. IEEE VLSI Test Symp., pp.221-226, 2009.","DOI":"10.1109\/VTS.2009.45"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E97.D\/10\/E97.D_2014EDP7039\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,4]],"date-time":"2025-05-04T23:07:00Z","timestamp":1746400020000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E97.D\/10\/E97.D_2014EDP7039\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"references-count":23,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2014]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2014edp7039","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"type":"print","value":"0916-8532"},{"type":"electronic","value":"1745-1361"}],"subject":[],"published":{"date-parts":[[2014]]}}}