{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,12,31]],"date-time":"2022-12-31T09:18:16Z","timestamp":1672478296002},"reference-count":9,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2014]]},"DOI":"10.1587\/transinf.2014pap0025","type":"journal-article","created":{"date-parts":[[2014,11,30]],"date-time":"2014-11-30T23:30:16Z","timestamp":1417390216000},"page":"3092-3100","source":"Crossref","is-referenced-by-count":1,"title":["A Tightly Coupled General Purpose Reconfigurable Accelerator LAPP and Its Power States for HotSpot-Based Energy Reduction"],"prefix":"10.1587","volume":"E97.D","author":[{"given":"Jun","family":"YAO","sequence":"first","affiliation":[{"name":"Nara Institute of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasuhiko","family":"NAKASHIMA","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naveen","family":"DEVISETTI","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazuhiro","family":"YOSHIMURA","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takashi","family":"NAKADA","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] T. Noll, T. Sydow, B. Neumann, J. Schleifer, T. Coenen, and G. Kappen, \u201cReconfigurable components for application-specific processor architectures,\u201d in Dynamically Reconfigurable Systems, pp.25-49, Springer Netherlands, 2010.","DOI":"10.1007\/978-90-481-3485-4_2"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] F. Bouwens, M. Berekovic, B.D. Sutter, and G. Gaydadjiev, \u201cArchitecture enhancements for the ADRES coarse-grained reconfigurable array,\u201d HiPEAC'08, pp.66-81, Jan. 2008.","DOI":"10.1007\/978-3-540-77560-7_6"},{"key":"3","unstructured":"[3] B. Mei, S. Vernalde, D. Verkest, and R. Lauwereins, \u201cDesign methodology for a tightly coupled VLIW\/reconfigurable matrix architecture: A case study,\u201d DATE, pp.1224-1229, 2004."},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] D. Burger, S. Keckler, K. McKinley, M. Dahlin, L. John, C. Lin, C. Moore, J. Burrill, R. McDonald, and W. Yoder, \u201cScaling to the end of silicon with EDGE architectures,\u201d Computer, vol.37, no.7, pp.44-55, 2004.","DOI":"10.1109\/MC.2004.65"},{"key":"5","unstructured":"[5] T. Nakada, K. Yoshimura, S. Shitaoka, S. Ooue, D.V. Naveen, and Y. Nakashima, \u201cA linear array accelerator for image processing,\u201d IPSJ Trans. Advanced Computing Systems, vol.5, no.3, pp.74-85, May 2012 (in Japanese)."},{"key":"6","unstructured":"[6] T. Iwakami, K. Yoshimura, T. Nakada, and Y. Nakashima, \u201cImprovement of FU array accelerator by time division execution,\u201d IPSJ Trans. Advanced Computing Systems, vol.5, no.4, pp.13-23, Aug. 2012 (in Japanese)."},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] K. Yoshimura, T. Iwakami, T. Nakada, J. Yao, H. Shimada, and Y. Nakashima, \u201cAn instruction mapping scheme for FU array accelerator,\u201d IEICE Trans. Inf. & Syst., vol.E94-D, no.2, pp.286-297, Feb. 2011.","DOI":"10.1587\/transinf.E94.D.286"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] N. Devisetti, T. Iwakami, K. Yoshimura, T. Nakada, J. Yao, and Y. Nakashima, \u201cLAPP: A low power array accelerator with binary compatibility,\u201d 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and PhD Forum, Los Alamitos, CA, USA, pp.854-862, 2011.","DOI":"10.1109\/IPDPS.2011.223"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] L. Zhao, D. Ikebuchi, Y. Saito, M. Kamata, N. Seki, Y. Kojima, H. Amano, S. Koyama, T. Hashida, Y. Umahashi, D. Masuda, K. Usami, K. Kimura, M. Namiki, S. Takeda, H. Nakamura, and M. Kondo, \u201cGeyser-2: the second prototype CPU with fine-grained run-time power gating,\u201d Proc. 16th Asia and South Pacific Design Automation Conference, pp.87-88, 2011.","DOI":"10.1109\/ASPDAC.2011.5722310"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E97.D\/12\/E97.D_2014PAP0025\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,26]],"date-time":"2021-04-26T06:12:26Z","timestamp":1619417546000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E97.D\/12\/E97.D_2014PAP0025\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"references-count":9,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2014]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2014pap0025","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014]]}}}