{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T13:01:14Z","timestamp":1648904474628},"reference-count":9,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2015]]},"DOI":"10.1587\/transinf.2014rcl0001","type":"journal-article","created":{"date-parts":[[2015,1,31]],"date-time":"2015-01-31T22:09:41Z","timestamp":1422742181000},"page":"272-275","source":"Crossref","is-referenced-by-count":1,"title":["Distributed Synchronization for Message-Passing Based Embedded Multiprocessors"],"prefix":"10.1587","volume":"E98.D","author":[{"given":"Hao","family":"XIAO","sequence":"first","affiliation":[{"name":"College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ning","family":"WU","sequence":"additional","affiliation":[{"name":"College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fen","family":"GE","sequence":"additional","affiliation":[{"name":"College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guanyu","family":"ZHU","sequence":"additional","affiliation":[{"name":"Shannon Lab"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"ZHOU","sequence":"additional","affiliation":[{"name":"College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] D.E. Culler, J.P. Singh, and A. Gupta, Parallel Computer Architecture: A Hardware\/Software Approach, Morgan Kaufmann, 1998."},{"key":"2","unstructured":"[2] Tilera Corporation, Tile Processor Architecture Overview for the TILEPro Series, 2011."},{"key":"3","unstructured":"[3] C. Yu and P. Petrov, \u201cLow-cost and energy-efficient distributed synchronization for embedded multiprocessors,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.18, no.8, pp.1257-1261, Aug. 2010."},{"key":"4","unstructured":"[4] M. Monchiero, G. Palermo, C. Silvano, and O. Villa, \u201cEfficient synchronization for embedded on-chip multiprocessors,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.14, no.10, pp.1049-1062, Oct. 2006."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] H. Xiao, T. Isshiki, A.U. Khan, D. Li, H. Kunieda, Y. Nakase, and S. Kimura, \u201cA low-cost and energy-efficient multiprocessor system-on-chip for UWB MAC layer,\u201d IEICE Trans. Inf. & Syst., vol.E95-D, no.8, pp.2027-2038, Aug. 2012.","DOI":"10.1587\/transinf.E95.D.2027"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] H. Xiao, T. Isshiki, D. Li, H. Kunieda, Y. Nakase, and S. Kimura, \u201cOptimized communication and synchronization for embedded multiprocessors using ASIP methodology,\u201d IPSJ Trans. System LSI Design Methodology, vol.5, pp.118-132, Aug. 2012.","DOI":"10.2197\/ipsjtsldm.5.118"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] H. Xiao, T. Isshiki, D. Li, and H. Kunieda, \u201cEfficient synchronization for message-passing based embedded multiprocessors,\u201d 2014 Int. Conf. Information and Communication Technology for Embedded Systems (IC-ICTES), Jan. 2014.","DOI":"10.1109\/ASAP.2014.6868640"},{"key":"8","unstructured":"[8] LISA 2.0, Synopsys Inc., http:\/\/www.synopsys.com\/"},{"key":"9","unstructured":"[9] F. Heinlein, \u201cOptimized multiprocessor communication and synchronization using a programmable protocol engine,\u201d Technical Report, CSL-TR-98-759, Stanford University, March 1998."}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E98.D\/2\/E98.D_2014RCL0001\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,20]],"date-time":"2019-08-20T11:46:49Z","timestamp":1566301609000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E98.D\/2\/E98.D_2014RCL0001\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"references-count":9,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2015]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2014rcl0001","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015]]}}}