{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T15:25:35Z","timestamp":1648913135330},"reference-count":17,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2015]]},"DOI":"10.1587\/transinf.2014rcp0003","type":"journal-article","created":{"date-parts":[[2015,1,31]],"date-time":"2015-01-31T22:09:49Z","timestamp":1422742189000},"page":"230-242","source":"Crossref","is-referenced-by-count":1,"title":["Battery-Aware Loop Nests Mapping for CGRAs"],"prefix":"10.1587","volume":"E98.D","author":[{"given":"Yu","family":"PENG","sequence":"first","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shouyi","family":"YIN","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leibo","family":"LIU","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaojun","family":"WEI","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Q. Wu, M. Pedram, and X. Wu, \u201cClock-gating and its application to low power design of sequential circuits,\u201d IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol.47, no.3, pp.415-420, 2000.","DOI":"10.1109\/81.841927"},{"key":"2","unstructured":"[2] Z. Hu, A. Buyuktosunoglu, V. Srinivasan, V. Zyuban, H. Jacobson, and P. Bose, \u201cMicroarchitectural techniques for power gating of execution units,\u201d Proc. 2004 International Symposium on Low Power Electronics and Design, pp.32-37, 2004."},{"key":"3","unstructured":"[3] M. Zhu, L. Liu, S. Yin, Y. Wang, W. Wang, and S. Wei, \u201cA reconfigurable multi-processor SoC for media applications,\u201d Proc. 2010 IEEE International Symposium on Circuits and Systems (ISCAS), pp.2011-2014, 2010."},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] D. Rakhmatov and S. Vrudhula, \u201cEnergy management for battery-powered embedded systems,\u201d ACM Trans. Embedded Computing Systems (TECS), vol.2, no.3, pp.277-324, 2003.","DOI":"10.1145\/860176.860179"},{"key":"5","unstructured":"[5] M. Hamzeh, A. Shrivastava, and S. Vrudhula, \u201cEpimap: Using epimorphism to map applications on CGRAs,\u201d Proc. 49th Annual Design Automation Conference, pp.1284-1291, 2012."},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] D. Liu, S. Yin, L. Liu, and S. Wei, \u201cPolyhedral model based mapping optimization of loop nests for CGRAs,\u201d Proc. 50th Annual Design Automation Conference, p.19, 2013.","DOI":"10.1145\/2463209.2488757"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] J. Khan and R. Vemuri, \u201cEnergy management for battery-powered reconfigurable computing platforms,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.14, no.2, pp.135-147, 2006.","DOI":"10.1109\/TVLSI.2005.863757"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] S. Yin, R. Shi, L. Liu, and S. Wei, \u201cBattery-aware task mapping for coarse-grained reconfigurable architecture,\u201d IEICE Trans. Inf. & Syst., vol.E96-D, no.12, pp.2524-2535, Dec. 2013.","DOI":"10.1587\/transinf.E96.D.2524"},{"key":"9","unstructured":"[9] U. Bondhugula, A. Hartono, J. Ramanujam, and P. Sadayappan, \u201cA practical and fully automatic polyhedral program optimization system,\u201d ACM SIGPLAN PLDI, 2008."},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] S. Xydis, G. Economakos, D. Soudris, and K. Pekmestzi, \u201cHigh performance and area efficient flexible DSP datapath synthesis,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.19, no.3, pp.429-442, 2011.","DOI":"10.1109\/TVLSI.2009.2034167"},{"key":"11","unstructured":"[11] J.W. Yoon, A. Shrivastava, S. Park, M. Ahn, and Y. Paek, \u201cA graph drawing based spatial mapping algorithm for coarse-grained reconfigurable architectures,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.17, no.11, pp.1565-1578, 2009."},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] A. Cohen, M. Sigler, S. Girbal, O. Temam, D. Parello, and N. Vasilache, \u201cFacilitating the search for compositions of program transformations,\u201d Proc. 19th Annual International Conference on Supercomputing, pp.151-160, 2005.","DOI":"10.1145\/1088149.1088169"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] G. Ansaloni, K. Tanimura, L. Pozzi, and N. Dutt, \u201cIntegrated kernel partitioning and scheduling for coarse-grained reconfigurable arrays,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.31, no.12, pp.1803-1816, 2012.","DOI":"10.1109\/TCAD.2012.2209886"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] D.E. Goldberg and J.H. Holland, \u201cGenetic algorithms and machine learning,\u201d Machine Learning, vol.3, no.2, pp.95-99, 1988.","DOI":"10.1023\/A:1022602019183"},{"key":"15","unstructured":"[15] T. Grosser, Enabling polyhedral optimizations in LLVM, Ph.D. thesis, University of Passau, 2011."},{"key":"16","unstructured":"[16] L.N. Pouchet, \u201cPolybench\/c 3.2.\u201d"},{"key":"17","unstructured":"[17] F.H. McMahon, \u201cThe livermore fortran kernels: A computer test of the numerical performance range,\u201d tech. rep., Lawrence Livermore National Lab., CA (USA), 1986."}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E98.D\/2\/E98.D_2014RCP0003\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,20]],"date-time":"2019-08-20T11:47:54Z","timestamp":1566301674000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E98.D\/2\/E98.D_2014RCP0003\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"references-count":17,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2015]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2014rcp0003","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015]]}}}