{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T15:37:08Z","timestamp":1649000228743},"reference-count":11,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. &amp; Syst."],"published-print":{"date-parts":[[2015]]},"DOI":"10.1587\/transinf.2014rcp0004","type":"journal-article","created":{"date-parts":[[2015,1,31]],"date-time":"2015-01-31T22:09:40Z","timestamp":1422742180000},"page":"243-251","source":"Crossref","is-referenced-by-count":1,"title":["Low-Power Loop Parallelization onto CGRA Utilizing Variable Dual V&lt;sub&gt;DD&lt;\/sub&gt;"],"prefix":"10.1587","volume":"E98.D","author":[{"given":"Bing","family":"XU","sequence":"first","affiliation":[{"name":"Institute of Microelectronic, Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shouyi","family":"YIN","sequence":"additional","affiliation":[{"name":"Institute of Microelectronic, Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leibo","family":"LIU","sequence":"additional","affiliation":[{"name":"Institute of Microelectronic, Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaojun","family":"WEI","sequence":"additional","affiliation":[{"name":"Institute of Microelectronic, Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] R.B. Rau, \u201cIterative modulo scheduling: An algorithm for software pipelining loops,\u201d Proc. MICRO, pp.63-74, 1994.","DOI":"10.1145\/192724.192731"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] B. Mei, S. Vernalde, D. Verkest, H.D. Man, and R. Lauwereins, \u201cADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix,\u201d Proc. Field Programmable Logic and Application, 13th International Conference, pp.61-70, Sept. 2003.","DOI":"10.1007\/978-3-540-45234-8_7"},{"key":"3","unstructured":"[3] Y. Kim, I. Park, K. Choi, and Y. Paek, \u201cPower-conscious configuration cache structure and code mapping for coarse-grained reconfigurable architecture,\u201d Proc. 2006 International Symposium on Low Power Electronics and Design, pp.310-315, Oct. 2006."},{"key":"4","unstructured":"[4] H. Park, K. Fan, M. Kudlur, and S. Mahlke, \u201cModulo graph embedding: Mapping applications onto coarse-grained reconfigurable architectures,\u201d Proc. 2006 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, pp.136-146, Oct. 2006."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] T. Schweizer, T. Oppold, J.O. Filho, S. Eisenhardt, K. Blocher, and W. Rosenstiel, \u201cExploiting slack time in dynamically reconfigurable processor architectures,\u201d Proc. Int. Conf. Field-Programm. Technol., pp.381-384, Dec. 2007.","DOI":"10.1109\/FPT.2007.4439291"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] H. Park, K. Fan, S. Mahlke, T. Oh, and H. Kim, \u201cEdge-centric modulo scheduling for coarse-grained reconfigurable architectures,\u201d Proc. PACT, pp.166-176, 2008.","DOI":"10.1145\/1454115.1454140"},{"key":"7","unstructured":"[7] M. Hamzeh, A. Shrivastava, and S. Vrudhula, \u201cEPIMap: Using epimorphism to map applications on CGRAs,\u201d Proc. 49th Annual Design Automation Conference (DAC), pp.1284-1291, June 2012."},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] J. Zhu, L. Liu, S. Yin, and S. Wei, \u201cLow-power reconfigrable processor utilizing variable dual V<sub>dd<\/sub>,\u201d IEEE Trans. Circuits Syst. II, Express Briefs, vol.60, no.4, pp.217-221, April 2013.","DOI":"10.1109\/TCSII.2013.2251940"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] D. Liu, S. Yin, L. Liu, and S. Wei, \u201cPolyhedral model based mapping optimization of loop nests for CGRAs,\u201d Proc. 50th Annual Design Automation Conference (DAC), Article No.19, June 2013.","DOI":"10.1145\/2463209.2488757"},{"key":"10","unstructured":"[10] J. Zhu, L. Pan, Y. Yan, D. Wu, and H. He, \u201cA fast application-based supply voltage optimization method for dual voltage FPGA,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., pp.2629-2634, 2013."},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] L. Chen and T. Mitra, \u201cGraph minor approach for application mapping on CGRAs,\u201d International Conference on Field Programmable Technology (FPT), pp.285-292, 2012.","DOI":"10.1109\/FPT.2012.6412149"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E98.D\/2\/E98.D_2014RCP0004\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,20]],"date-time":"2019-08-20T11:46:50Z","timestamp":1566301610000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E98.D\/2\/E98.D_2014RCP0004\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"references-count":11,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2015]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2014rcp0004","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015]]}}}