{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,18]],"date-time":"2025-05-18T03:40:01Z","timestamp":1747539601410,"version":"3.40.5"},"reference-count":27,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2015]]},"DOI":"10.1587\/transinf.2014rcp0006","type":"journal-article","created":{"date-parts":[[2015,1,31]],"date-time":"2015-01-31T22:09:59Z","timestamp":1422742199000},"page":"262-271","source":"Crossref","is-referenced-by-count":7,"title":["A Memory-Based IPv6 Lookup Architecture Using Parallel Index Generation Units"],"prefix":"10.1587","volume":"E98.D","author":[{"given":"Hiroki","family":"NAKAHARA","sequence":"first","affiliation":[{"name":"Department of Electrical and Electronic Engineering and Computer Science, Ehime University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tsutomu","family":"SASAO","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Meiji University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Munehiro","family":"MATSUURA","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Electronics, Kyushu Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hisashi","family":"IWAMOTO","sequence":"additional","affiliation":[{"name":"REVSONIC Corp."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasuhiro","family":"TERAO","sequence":"additional","affiliation":[{"name":"REVSONIC Corp."}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] F. Baboescu, D.M. Tullsen, G. Rosu, and S. Singh, \u201cA tree based router search engine architecture with single port memories,\u201d ISCA2005, p.123, 2005.","DOI":"10.1145\/1080695.1069979"},{"key":"2","unstructured":"[2] M. Bando, L. Yi-Li, and H.J. Chao, \u201cFlashTrie: Beyond 100-Gb\/s IP route lookup using hash-based prefix-compressed trie,\u201d IEEE Trans. Netw., vol.4, no.20, pp.1262-1275, 2012."},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] H.J. Chao and B. Liu, High performance switches and routers, John Wiley & Sons, Hoboken, NJ, USA, 2007.","DOI":"10.1002\/0470113952"},{"key":"4","unstructured":"[4] Cypress Inc., \u201cDDR II+ Static RAM (SRAM),\u201d http:\/\/www.cypress.com\/"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] H. Fadishei, M.S. Zamani, and M. Sabaei, \u201cA novel reconfigurable hardware architecture for IP address lookup,\u201d ANCS2005, pp.81-90, 2005.","DOI":"10.1145\/1095890.1095903"},{"key":"6","unstructured":"[6] IEEE 802.3 400 Gbps Ethernet study group 2013, http:\/\/www.ieee802.org\/3\/400GSG\/index.html"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] H. Le and V.K. Prasanna, \u201cScalable tree-based architectures for IPv4\/v6 lookup using prefix partitioning,\u201d IEEE Trans. Comput,, vol.61, no.7, pp.1026-1039, 2012.","DOI":"10.1109\/TC.2011.130"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] S. Kumar, M. Becchi, P. Crowley, and J.S. Turner, \u201cCAMP: Fast and efficient IP lookup architecture,\u201d ANCS2006, pp.51-60, 2006.","DOI":"10.1145\/1185347.1185355"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] H. Le, T. Ganegedara, and V.K. Prasanna, \u201cMemory-efficient and scalable virtual routers using FPGA,\u201d FPGA2011, pp.257-266, 2011.","DOI":"10.1145\/1950413.1950461"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] H. Le and V.K. Prasanna, \u201cScalable high throughput and power efficient IP-lookup on FPGA,\u201d FCCM2009, pp.167-174, April, 2009.","DOI":"10.1109\/FCCM.2009.42"},{"key":"11","unstructured":"[11] L. Luo, G. Xie, Y. Xie, L. Mathy, and K. Salamatian, \u201cA hybrid IP lookup architecture with fast updates,\u201d INFOCOM2012, pp.2435-2443, 2012."},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] H. Nakahara, T. Sasao, and M. Matsuura, \u201cAn architecture for IPv6 lookup using parallel index generation units,\u201d LNCS7806, pp.59-71, 2013.","DOI":"10.1007\/978-3-642-36812-7_6"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] F. Pong and N.F. Tzeng, \u201cConcise lookup tables for IPv4 and IPv6 longest prefix matching in scalable routers,\u201d IEEE Trans. Netw., vol.20, no.3, pp.729-741, 2012.","DOI":"10.1109\/TNET.2011.2167158"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] V.C. Ravikumar and R.N. Mahapatra, \u201cTCAM architecture for IP lookup using prefix properties,\u201d IEEE Micro, vol.24, no.2, pp.60-69, 2004.","DOI":"10.1109\/MM.2004.1289292"},{"key":"15","unstructured":"[15] University of Oregon Route Views Project, http:\/\/www.routeviews.org\/"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] R. Sangireddy and A.K. Somani, \u201cHigh-speed IP routing with binary decision diagrams based hardware address lookup engine,\u201d IEEE J. Sel. Areas Commun., vol.21, no.4, pp.512-521, 2006.","DOI":"10.1109\/JSAC.2003.810516"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] R. Sangireddy, N. Futamura, S. Aluru, and A.K. Somani, \u201cScalable, memory efficient, high-speed IP lookup algorithms,\u201d IEEE Trans. Netw., vol.13, no.4, pp.802-812, 2005.","DOI":"10.1109\/TNET.2005.852878"},{"key":"18","unstructured":"[18] T. Sasao, \u201cRow-shift decompositions for index generation functions,\u201d DATE2012, pp.1585-1590, 2012."},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] T. Sasao, \u201cLinear decomposition of index generation functions,\u201d ASPDAC2012, pp.781-788, 2012.","DOI":"10.1109\/ASPDAC.2012.6165060"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] T. Sasao, Memory-Based Logic Synthesis, Springer, 2011.","DOI":"10.1007\/978-1-4419-8104-2"},{"key":"21","unstructured":"[21] T. Sasao, M. Matsuura, and H. Nakahara, \u201cA realization of index generation functions using modules of uniform sizes,\u201d IWLS2010, pp.201-208, June 2010."},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] T. Sasao and J.T. Butler, \u201cImplementation of multiple-valued CAM functions by LUT cascades,\u201d ISMVL2006, pp.1-7, Singapore, May 2006.","DOI":"10.21236\/ADA593001"},{"key":"23","unstructured":"[23] H. Song, F. Hao, M. Kodialam, and T. Lakshman, \u201cIpv6 lookups using distributed and load balanced bloom filters for 100Gbps core router line cards,\u201d INFOCOM2009, pp.2518-2526, 2009."},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] R.E. Tarjan and A.C-C. Yao, \u201cStoring a sparse table,\u201d Commun. ACM, vol.22, no.11, pp.606-611, 1979.","DOI":"10.1145\/359168.359175"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] R. Tucker, \u201cOptical packet-switched WDM networks: A cost and energy perspective,\u201d OFC\/NFOEC2008, pp.1-25, 2008.","DOI":"10.1109\/OFC.2008.4528328"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] M. Wang, S. Deering, T. Hain, and L. Dunn, \u201cNon-random generator for IPv6 tables,\u201d HOTI2004, pp.35-40, 2004.","DOI":"10.1109\/CONECT.2004.1375198"},{"key":"27","unstructured":"[27] Xilinx Inc., \u201cSpartan-6 FPGA configurable logic block,\u201d http:\/\/www.xilinx.com\/"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E98.D\/2\/E98.D_2014RCP0006\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,18]],"date-time":"2025-05-18T03:18:21Z","timestamp":1747538301000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E98.D\/2\/E98.D_2014RCP0006\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"references-count":27,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2015]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2014rcp0006","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"type":"print","value":"0916-8532"},{"type":"electronic","value":"1745-1361"}],"subject":[],"published":{"date-parts":[[2015]]}}}