{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,18]],"date-time":"2025-05-18T03:40:08Z","timestamp":1747539608078,"version":"3.40.5"},"reference-count":23,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2015]]},"DOI":"10.1587\/transinf.2014rcp0009","type":"journal-article","created":{"date-parts":[[2015,1,31]],"date-time":"2015-01-31T22:09:56Z","timestamp":1422742196000},"page":"252-261","source":"Crossref","is-referenced-by-count":1,"title":["Fault-Tolerant FPGA: Architectures and Design for Programmable Logic Intellectual Property Core in SoC"],"prefix":"10.1587","volume":"E98.D","author":[{"given":"Motoki","family":"AMAGASAKI","sequence":"first","affiliation":[{"name":"Graduate School of Science and Technology, Kumamoto University"}]},{"given":"Qian","family":"ZHAO","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Technology, Kumamoto University"}]},{"given":"Masahiro","family":"IIDA","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Technology, Kumamoto University"}]},{"given":"Morihiro","family":"KUGA","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Technology, Kumamoto University"}]},{"given":"Toshinori","family":"SUEYOSHI","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Technology, Kumamoto University"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] Xilinx Inc., Zynq-7000 All Programmable SoC Overview, June 2012."},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] S.J.E. Wilton, C.H. Ho, B. Quinton, P.H.W. Leong, and W. Luk, \u201cA synthesizable datapath-oriented embedded FPGA fabric for silicon debug applications,\u201d ACM Trans. Reconfigurable Technlogy and Systems (TRETS), vol.1, no.1, archicle no.7, March 2008.","DOI":"10.1145\/1331897.1331903"},{"key":"3","unstructured":"[3] mentra Inc., eFPGA Overview, http:\/\/www.menta.fr\/"},{"key":"4","unstructured":"[4] F.L. Kastensmidt, L. Carro, and R. Reis, Fault-Tolerance Techniques for SRAM-Based FPGAs (Frontiers in Electronic Testing), Springer-Verlag New York, p.180, 2006."},{"key":"5","unstructured":"[5] L. Sterpone, Electronics System Design Techniques for Safety Critical Applications, Springer Netherlands, Netherlands, 2008."},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] Y. Ichinoiya, T. Kimura, M. Amagasaki, M. Kuga, M. Iida, and T. Sueyoshi, \u201cFault-injection analysis to estimate SEU failure in time by using frame-based partial reconfiguration,\u201d IEICE Trans. Fundamentals, vol.E95-A, no.12, pp.2347-2356, Dec. 2012.","DOI":"10.1587\/transfun.E95.A.2347"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] M. Amagasaki, K. Inoue, Q. Zhao, M. Iida, M. Kuga, and T. Sueyoshi, \u201cDefect-robust FPGA architectures for intellectual property cores in system LSI,\u201d Proc. 23rd International Conference on Field Programmable Logic and Applications, Sept. 2013.","DOI":"10.1109\/FPL.2013.6645499"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] Y. Nishitani, K. Inoue, M. Amagasaki, M. Iida, M. Kuga, and T. Sueyoshi, \u201cA novel physical defects recovery technique for FPGA-IP cores,\u201d Proc. International Conference on ReConFigurable Computing and FPGAs, pp.1-7, Dec. 2012.","DOI":"10.1109\/ReConFig.2012.6416766"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] L. Vijay and T. Russell, \u201cTolerating operational faults in cluster-based FPGAs,\u201d Proc. ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, pp.187-194, Feb. 2000.","DOI":"10.1145\/329166.329205"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] J.A. Cheatham, J.M. Emmert, and S. Baumgart, \u201cA survey of fault tolerant methodologies for FPGAs,\u201d ACM Trans. on DA. of Electronic Systems, vol.11, no.2, pp.501-533, April 2006.","DOI":"10.1145\/1142155.1142167"},{"key":"11","unstructured":"[11] A. Doumar and H. Ito, \u201cDefect and fault tolerance SRAM-based FPGAs by shifting the configuration data,\u201d IEICE Trans. Inf. & Syst., vol.E83-D, no.5, pp.1104-1115, May 2000."},{"key":"12","unstructured":"[12] J.L. Kelly and P.A. Ivey, \u201cA novel approach to defect tolerant design for SRAM based FPGAs,\u201d Proc. ACM International Workshop on Field Programmable Gate Arrays, pp.1-11, Feb. 1994."},{"key":"13","unstructured":"[13] S. Durand and C. Piguet, \u201cFPGA with selfrepair capabilities,\u201d Proc. ACM International Workshop on Field Programmable Gate Arrays, pp.1-6, Feb. 1994."},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] K. Inoue, M. Koga, M. Amagasaki, M. Iida, Y. Ichida, M. Saji, J. Iida, and T. Sueyoshi, \u201cAn easily testable routing architecture and prototype chip,\u201d IEICE Trans. Inf. & Syst., vol.E95-D, no.2, pp.303-313, Feb. 2012.","DOI":"10.1587\/transinf.E95.D.303"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] G.G. Lemieux and D.M. Lewis., \u201cAnalytical framework for switch block design,\u201d Proc. International Conference on Field Programmable Logic and Applications, pp.122-131, Aug. 2002.","DOI":"10.1007\/3-540-46117-5_14"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] P. Jamieson, K. Kent, F. Gharibian, and L. Shannon, \u201cOdin II \u2014 An open-source verilog HDL synthesis tool for CAD research,\u201d IEEE Annual International Symposium on Field programmable Custom Computing Machines, pp.149-156, May 2010.","DOI":"10.1109\/FCCM.2010.31"},{"key":"17","unstructured":"[17] Berkeley Verification and Synthesis Research Center, \u201cABC: A System for Sequential Synthesis and Verification,\u201d http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/, 2009."},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] A. Marquardt, V. Bets, and J. Rose, \u201cUsing cluster-based logic blocks and timing-driven packing to improve FPGA speed and density,\u201d Proc. FPGAs, pp.37-46, 1999.","DOI":"10.1145\/296399.296426"},{"key":"19","unstructured":"[19] J. Luu, I. Kuon, P. Jamiseson, T. Campbell, A. Ye, M. Fang, and J. Rose, \u201cVPR 5.0: FPGA CAD and architecture exploration tools with single-drive routing, heterogeneity and process scaling,\u201d Proc. 2009 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, pp.133-142, Feb. 2009."},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] Q. Zhao, K. Inoue, M. Iida, M. Amagasaki, M. Kuga, and T. Sueyoshi, \u201cFPGA design framework combined with commercial VLSI CAD,\u201d IEICE Trans. Inf. & Syst., vol.E96-D, no.8, pp.1602-1612, Aug. 2013.","DOI":"10.1587\/transinf.E96.D.1602"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] M. Easton and J. King, Cross-Platform.Net Development: Using Mono, Portable.Net, and Microsoft.Net, Apress, Sept. 2004.","DOI":"10.1007\/978-1-4302-0746-7"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] E. Ahmed and J. Rose, \u201cThe effect of LUT and cluster size on deep-submicron FPGA performance and density,\u201d Proc. FPGAs, pp.3-12, 2000.","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"23","unstructured":"[23] K. McElvain, \u201cIWLS'93 Benchmark Set: Version 4.0,\u201d Distributed as part of the MCNC International Workshop on Logic Synthesis '93 benchmark distribution, May 1993."}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E98.D\/2\/E98.D_2014RCP0009\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,18]],"date-time":"2025-05-18T03:18:04Z","timestamp":1747538284000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E98.D\/2\/E98.D_2014RCP0009\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"references-count":23,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2015]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2014rcp0009","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"type":"print","value":"0916-8532"},{"type":"electronic","value":"1745-1361"}],"subject":[],"published":{"date-parts":[[2015]]}}}