{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,18]],"date-time":"2025-05-18T03:40:01Z","timestamp":1747539601338,"version":"3.40.5"},"reference-count":26,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2015]]},"DOI":"10.1587\/transinf.2014rcp0010","type":"journal-article","created":{"date-parts":[[2015,1,31]],"date-time":"2015-01-31T22:09:55Z","timestamp":1422742195000},"page":"276-287","source":"Crossref","is-referenced-by-count":1,"title":["The Implementation of Texture-Based Video Up-Scaling on Coarse-Grained Reconfigurable Architecture"],"prefix":"10.1587","volume":"E98.D","author":[{"given":"Rui","family":"SHI","sequence":"first","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shouyi","family":"YIN","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leibo","family":"LIU","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qiongbing","family":"LIU","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuang","family":"LIANG","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaojun","family":"WEI","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Y. Wang, L. Liu, S. Yin, M. Zhu, P. Cao, J. Yang, and S. Wei, \u201cOn-chip memory hierarchy in one coarse-grained reconfigurable architecture to compress memory space and to reduce reconfiguration time and data-reference time,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.22, no.5, pp.983-994, 2014.","DOI":"10.1109\/TVLSI.2013.2263155"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] C. Hentschel and S. Schiemenz, \u201cSpatial up-scaler with nonlinear edge enhancement for rational factors,\u201d International Conference on Consumer Electronics, 2007, ICCE 2007, Digest of Technical Papers, pp.1-2, 2007.","DOI":"10.1109\/ICCE.2007.341470"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] N. Guo, L. Song, X. Yang, and W. Zhang, \u201cImage interpolation based on decomposition,\u201d 2010 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS), pp.1-4, 2010.","DOI":"10.1109\/ISPACS.2010.5704621"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] X. Li and M.T. Orchard, \u201cNew edge-directed interpolation,\u201d IEEE Trans. Image Process., vol.10, no.10, pp.1521-1527, 2001.","DOI":"10.1109\/83.951537"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] W. Jiang, H. Xu, G. Chen, W. Zhao, and W. Xu, \u201cAn improved edge-adaptive image scaling algorithm,\u201d IEEE 8th International Conference on ASIC, 2009, pp.895-897, 2009.","DOI":"10.1109\/ASICON.2009.5351551"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] W.-C. Wu, T.-H. Wang, and C.-T. Chiu, \u201cEdge curve scaling and smoothing with cubic spline interpolation for image upscaling,\u201d 2013 IEEE Workshop on Signal Processing Systems (SiPS), pp.65-70, 2013.","DOI":"10.1109\/SiPS.2013.6674482"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] J. Chang, D.S. Yoo, J.H. Park, S.H. Park, and M.G. Kang, \u201cEdge directional interpolation for image upscaling with temporarily interpolated pixels,\u201d Electron. Lett., vol.47, no.21, pp.1176-1178, 2011.","DOI":"10.1049\/el.2011.2496"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] J. Canny, \u201cA computational approach to edge detection,\u201d IEEE Trans. Pattern Anal. Mach. Intell., no.6, pp.679-698, 1986.","DOI":"10.1109\/TPAMI.1986.4767851"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] N. Kanopoulos, N. Vasanthavada, and R.L. Baker, \u201cDesign of an image edge detection filter using the sobel operator,\u201d IEEE J. Solid-State Circuits, vol.23, no.2, pp.358-367, 1988.","DOI":"10.1109\/4.996"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] H. Sing, M.-H. Lee, G. Lu, F.J. Kurdahi, N. Bagherzadeh, and E.M. Chaves Filho, \u201cMorphoSys: An integrated reconfigurable system for data-parallel and computation-intensive applications,\u201d IEEE Trans. Comput., pp.465-481, 2000.","DOI":"10.1109\/12.859540"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] J.R. Hauser and J. Wawrzynek, \u201cGarp: A MIPS processor with a reconfigurable coprocessor,\u201d 5th Annual IEEE Symposium on Field-Programable Custom Computing Machines, pp.12-21, 1997.","DOI":"10.1109\/FPGA.1997.624600"},{"key":"12","unstructured":"[12] B. Mei, S. Vernalde, D. Verkest, H.D. Man, and R. Lauwereins, \u201cA retargetable compiler for coarse-grained reconfigurable architectures,\u201d 2002 IEEE International Conference on Field-Programmalbe Technology, pp.166-173, 2003."},{"key":"13","unstructured":"[13] M. Zhu, L. Liu, S. Yin, Y. Wang, W. Wang, and S. Wei, \u201cA reconfigurable multi-processor soc for media applications,\u201d Circuits and Systems (ISCAS), 2010 IEEE International Symposium on Circuit and System, pp.2011-2014, 2010."},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] J.Y. Kwon, D.S. Yoo, J.H. Park, S.H. Park, and M.G. Kang, Super-resolution image reconstruction with edge adaptive weight in video sequence, IS&T\/SPIE Electronic Imaging. International Society for Optics and Photonics, 2012: 82950M-82950M-9.","DOI":"10.1117\/12.905368"},{"key":"15","unstructured":"[15] H.K. Lee and T.C. Kim, \u201cLocal self-similarity based backprojection for image upscaling,\u201d 2012 IEEE International Symposium on Circuits and Systems (ISCAS), pp.1215-1218, 2012."},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] A. Giachetti and N. Asuni, \u201cReal-time artifact-free image upscaling,\u201d IEEE Trans. Image Process., vol.20, no.10, pp.2760-2768, 2011.","DOI":"10.1109\/TIP.2011.2136352"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] C. Xiao, Y. Nie, and G. Feng, \u201cMultie-scale joint bilateral image and video texture upsampling,\u201d 11th IEEE International Conference on Computer-Aided Design and Computer Graphics, 2009, CAD\/Graphics' 09, pp.154-157, 2009.","DOI":"10.1109\/CADCG.2009.5246915"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] A. Sirikam and W. Kumwilaisak, \u201cNew spatial error concealment using dynamic texture estimation and geometric interpolation,\u201d 2007 IEEE International Conference on Multimedia and Expo, pp.120-123, 2007.","DOI":"10.1109\/ICME.2007.4284601"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] Y. Zhang, Y. Li, J. Zhen, J. Li, and R. Xie, \u201cThe hardware realization of the bicubic interpolation enlargement algorithm based on FPGA,\u201d 2010 Third International Symposium on Information Processing (ISIP), pp.277-281, 2010.","DOI":"10.1109\/ISIP.2010.82"},{"key":"20","unstructured":"[20] P.Y. Chen, C.Y. Lien, and C.P. Lu, \u201cVLSI implementation of an edge-oriented image scaling processor,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.17, no.9, pp.1275-1284, 2009."},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] M.A. Nuno-Maganda and M.O. Arias-Estrada, \u201cReal-time FPGA-based architecture for bicubic interpolation: an application for digital image scaling,\u201d International Conference on Reconfigurable Computing and FPGAs, 2005, ReConFig 2005, vol.8, p.1, 2005.","DOI":"10.1109\/RECONFIG.2005.34"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] L. Zhuo and V.K. Prasanna, \u201cHigh-performance designs for linear algebra operations on reconfigurable hardware,\u201d IEEE Trans. Comput., vol.57, no.8, pp.1057-1071, 2008.","DOI":"10.1109\/TC.2008.55"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] G. Morris and K. Abed, \u201cMapping a Jacobi iterative solver onto a high performance heterogeneous computer,\u201d IEEE Trans. Parallel Distrib. Syst., vol.24, no.1, pp.85-91, 2013.","DOI":"10.1109\/TPDS.2012.121"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] P. Ouyang, S. Yin, Hui Gao, L. Liu, and S. Wei, \u201cParallelization of computing-intensive tasks of SIFT algorithm on a reconfigurable architecture system,\u201d IEICE Trans. Fundamentals, vol.E96-A, no.6, pp.1393-1402, June 2013.","DOI":"10.1587\/transfun.E96.A.1393"},{"key":"25","unstructured":"[25] T. Geng, L. Liu, S. Yin, M. Zhu, W. Jia, and S. Wei, \u201cParallel implementation of computing-intensive decoding algorithms of H. 264 on reconfigurable SoC,\u201d Proc. 2010 IEEE International Symposium on Circuits and Systems (ISCAS), pp.1153-1156, 2010."},{"key":"26","unstructured":"[26] M.D. Galanis, G. Dimitroulakos, and C.E. Goutis, \u201cSpeedups and energy reductions from mapping DSP applications on an embedded reconfigurable system,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.15, no.12, pp.1362-1366, 2007."}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E98.D\/2\/E98.D_2014RCP0010\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,18]],"date-time":"2025-05-18T03:18:01Z","timestamp":1747538281000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E98.D\/2\/E98.D_2014RCP0010\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"references-count":26,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2015]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2014rcp0010","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"type":"print","value":"0916-8532"},{"type":"electronic","value":"1745-1361"}],"subject":[],"published":{"date-parts":[[2015]]}}}