{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T10:58:58Z","timestamp":1709377138917},"reference-count":14,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2015]]},"DOI":"10.1587\/transinf.2014rcp0011","type":"journal-article","created":{"date-parts":[[2015,1,31]],"date-time":"2015-01-31T17:09:54Z","timestamp":1422724194000},"page":"288-297","source":"Crossref","is-referenced-by-count":9,"title":["Network-Level FPGA Acceleration of Low Latency Market Data Feed Arbitration"],"prefix":"10.1587","volume":"E98.D","author":[{"given":"Stewart","family":"DENHOLM","sequence":"first","affiliation":[{"name":"Imperial College London"}]},{"given":"Hiroaki","family":"INOUE","sequence":"additional","affiliation":[{"name":"NEC Corporation"}]},{"given":"Takashi","family":"TAKENAKA","sequence":"additional","affiliation":[{"name":"NEC Corporation"}]},{"given":"Tobias","family":"BECKER","sequence":"additional","affiliation":[{"name":"Imperial College London"}]},{"given":"Wayne","family":"LUK","sequence":"additional","affiliation":[{"name":"Imperial College London"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] \u201cNASDAQ TotalView-ITCH 4.1.\u201d https:\/\/www.nasdaqtrader.com\/content\/technicalsupport\/specifications\/dataproducts\/NQTV-ITCH-V4_1.pdf, 2013."},{"key":"2","unstructured":"[2] \u201cOPRA Participant Interface Specification.\u201d http:\/\/www.opradata.com\/specs\/participant_interface_specification.pdf, 2011."},{"key":"3","unstructured":"[3] \u201cNYSE ARCA Europe exchange client specification.\u201d http:\/\/www.nyxdata.com\/doc\/36868, 2013."},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] P. Ramanathan and K.G. Shin, \u201cDelivery of time-critical messages using a multiple copy approach,\u201d ACM Trans. Comput. Syst., vol.10, no.2, pp.144-166, May 1992.","DOI":"10.1145\/128899.128902"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] Y. Kodama, T. Kudoh, and T. Shimizu, \u201cDependable communication using multiple network paths on fast long-distance networks,\u201d Systems and Computers in Japan, vol.38, no.12, pp.46-54, 2007.","DOI":"10.1002\/scj.20807"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] G. Morris, D. Thomas, and W. Luk, \u201cFPGA accelerated low-latency market data feed processing,\u201d 17th IEEE Symposium on High Performance Interconnects, 2009.","DOI":"10.1109\/HOTI.2009.17"},{"key":"7","unstructured":"[7] Solarflare, \u201cSolarflare AOE Line Arbitration Brief.\u201d http:\/\/www.solarflare.com\/Content\/UserFiles\/Documents\/Solarflare_AOE_Line_Arbitration_Brief.pdf, 2013."},{"key":"8","unstructured":"[8] Cisco, \u201cThe next generation trading infrastructure.\u201d http:\/\/www.cisco.com\/c\/dam\/en\/us\/products\/collateral\/switches\/nexus-3000-series-switches\/white_paper_c11-720080.pdf."},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] C. Leber, B. Geib, and H. Litz, \u201cHigh frequency trading acceleration using FPGAs,\u201d Field Programmable Logic and Applications (FPL), pp.317-322, 2011.","DOI":"10.1109\/FPL.2011.64"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] R. Pottathuparambil, J. Coyne, J. Allred, W. Lynch, and V. Natoli, \u201cLow-latency FPGA based financial data feed handler,\u201d Field-Programmable Custom Computing Machines (FCCM), pp.93-96, 2011.","DOI":"10.1109\/FCCM.2011.50"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] J.W. Lockwood, A. Gupte, N. Mehta, M. Blott, T. English, and K.A. Vissers, \u201cA low-latency library in FPGA hardware for high-frequency trading (HFT),\u201d High-Performance Interconnects (HOTI), pp.9-16, 2012.","DOI":"10.1109\/HOTI.2012.15"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] S. Denholm, H. Inoue, T. Takenaka, and W. Luk, \u201cApplication-specific customisation of market data feed arbitration,\u201d Field Programmable Technology (FPT), pp.322-325, 2013.","DOI":"10.1109\/FPT.2013.6718377"},{"key":"13","unstructured":"[13] \u201cMoldUDP64 Protocol.\u201d http:\/\/www.nasdaqtrader.com\/content\/technicalsupport\/specifications\/dataproducts\/moldudp64.pdf, 2009."},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] D. Pasetto, K. Lynch, R. Tucker, B. Maguire, F. Petrini, and H. Franke, \u201cUltra low latency market data feed on IBM PowerEN,\u201d Computer Science-Research and Development, vol.26, pp.307-315, 2011.","DOI":"10.1007\/s00450-011-0166-0"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E98.D\/2\/E98.D_2014RCP0011\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,20]],"date-time":"2019-08-20T07:48:01Z","timestamp":1566287281000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E98.D\/2\/E98.D_2014RCP0011\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"references-count":14,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2015]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2014rcp0011","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015]]}}}