{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,13]],"date-time":"2024-08-13T13:58:23Z","timestamp":1723557503906},"reference-count":16,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2015]]},"DOI":"10.1587\/transinf.2014rcp0013","type":"journal-article","created":{"date-parts":[[2015,1,31]],"date-time":"2015-01-31T22:09:58Z","timestamp":1422742198000},"page":"298-308","source":"Crossref","is-referenced-by-count":8,"title":["Performance Modeling of Stencil Computing on a Stream-Based FPGA Accelerator for Efficient Design Space Exploration"],"prefix":"10.1587","volume":"E98.D","author":[{"given":"Keisuke","family":"DOHI","sequence":"first","affiliation":[{"name":"Graduate School of Enginnering, Nagasaki University"}]},{"given":"Koji","family":"OKINA","sequence":"additional","affiliation":[{"name":"Graduate School of Enginnering, Nagasaki University"}]},{"given":"Rie","family":"SOEJIMA","sequence":"additional","affiliation":[{"name":"Graduate School of Enginnering, Nagasaki University"}]},{"given":"Yuichiro","family":"SHIBATA","sequence":"additional","affiliation":[{"name":"Graduate School of Enginnering, Nagasaki University"}]},{"given":"Kiyoshi","family":"OGURI","sequence":"additional","affiliation":[{"name":"Graduate School of Enginnering, Nagasaki University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] K. Dohi, K. Fukumoto, Y. Shibata, and K. Oguri, \u201cPerformance modeling and optimization of 3-D stencil computation on a stream-based FPGA accelerator,\u201d ReConFig, pp.1-6, 2013.","DOI":"10.1109\/ReConFig.2013.6732318"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] High-Performance Computing Using FPGAs, ed. W. Vanderbauwhede and K. Benkrid, Springer, New York, 2013.","DOI":"10.1007\/978-1-4614-1791-0"},{"key":"3","unstructured":"[3] Impulse Accelerated Technologies, \u201cImpulse C,\u201d http:\/\/www.impulseaccelerated.com\/"},{"key":"4","unstructured":"[4] Xilinx, \u201cVivado HSL Design,\u201d http:\/\/www.xilinx.com\/products\/design-tools\/vivado\/integration\/esl-design\/index.htm"},{"key":"5","unstructured":"[5] Accellera Systems Inititaive, \u201cSystem C,\u201d http:\/\/www.accellera.org\/home"},{"key":"6","unstructured":"[6] Maxeler Technologies, \u201cMaxCompiler,\u201d http:\/\/www.maxeler.com\/"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] O. Pell, O. Mencer, K. Tsoi, and W. Luk, \u201cMaximum performance computing with dataflow engines,\u201d in High-Performance Computing Using FPGAs, ed. W. Vanderbauwhede and K. Benkrid, pp.747-774, Springer, New York, 2013.","DOI":"10.1007\/978-1-4614-1791-0_25"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] Y. Sato, Y. Inoguchi, W. Luk, and T. Nakamura, \u201cEvaluating reconfigurable dataflow computing using the Himeno benchmark,\u201d Proc. International Conference on ReConFigurable Computing and FPGAs, pp.1-7, 2012.","DOI":"10.1109\/ReConFig.2012.6416746"},{"key":"9","unstructured":"[9] H. Giefers, C. Plessl, and J. F\u00f6rstner, \u201cAccelerating finite difference time domain simulations with reconfigurable dataflow computers,\u201d Proc. 4th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, pp.33-38, 2013."},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] K. Sano, \u201cFPGA-based systolic computational-memory array for scalable stencil computations,\u201d in High-Performance Computing Using FPGAs, ed. W. Vanderbauwhede and K. Benkrid, pp.279-303, Springer, New York, 2013.","DOI":"10.1007\/978-1-4614-1791-0_9"},{"key":"11","unstructured":"[11] T. Kobori and T. Maruyama, \u201cA high speed computation system for 3D FCHC lattice gas model with FPGA,\u201d in Field Programmable Logic and Application, ed. P. Cheung and G. Constantinides, Lecture Notes in Computer Science, vol.2778, pp.755-765, Springer, Berlin Heidelberg, 2003."},{"key":"12","unstructured":"[12] Maxeler Technologies, \u201cMaxGenFD Tutorial Version 2013.3,\u201d Dec. 2013."},{"key":"13","unstructured":"[13] K. Datta, M. Murphy, V. Volkov, S. Williams, J. Carter, L. Oliker, D. Patterson, J. Shalf, and K. Yelick, \u201cStencil computation optimization and auto-tuning on state-of-the-art multicore architectures,\u201d Proc. 2008 ACM\/IEEE Conference on Supercomputing, SC'08, pp.4:1-4:12, Piscataway, NJ, USA, 2008."},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] A.W. Lim, S.W. Liao, and M.S. Lam, \u201cBlocking and array contraction across arbitrarily nested loops using affine partitioning,\u201d SIGPLAN Not., vol.36, no.7, pp.103-112, June 2001.","DOI":"10.1145\/568014.379586"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] M. Jiayuan and S. Kevin, \u201cA performance study for iterative stencil loops on GPUs with ghost zone optimizations,\u201d International Journal of Parallel Programming, vol.39, no.1, pp.115-142, 2010.","DOI":"10.1007\/s10766-010-0142-5"},{"key":"16","unstructured":"[16] G. Rivera and C.W. Tseng, \u201cTiling optimizations for 3D scientific computations,\u201d Proc. 2000 ACM\/IEEE Conference on Supercomputing, SC'00, pp.1-23, Washington, DC, USA, 2000."}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E98.D\/2\/E98.D_2014RCP0013\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,20]],"date-time":"2019-08-20T11:48:13Z","timestamp":1566301693000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E98.D\/2\/E98.D_2014RCP0013\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"references-count":16,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2015]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2014rcp0013","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015]]}}}