{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,18]],"date-time":"2025-05-18T03:40:08Z","timestamp":1747539608082,"version":"3.40.5"},"reference-count":34,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2015]]},"DOI":"10.1587\/transinf.2014rcp0015","type":"journal-article","created":{"date-parts":[[2015,1,31]],"date-time":"2015-01-31T22:09:41Z","timestamp":1422742181000},"page":"220-229","source":"Crossref","is-referenced-by-count":1,"title":["Energy Efficiency Improvement by Dynamic Reconfiguration for Embedded Systems"],"prefix":"10.1587","volume":"E98.D","author":[{"given":"Kei","family":"KINOSHITA","sequence":"first","affiliation":[{"name":"Graduate School of Systems and Information Engineering, University of Tsukuba"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoshiki","family":"YAMAGUCHI","sequence":"additional","affiliation":[{"name":"Faculty of Engineering, Information and Systems, University of Tsukuba"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daisuke","family":"TAKANO","sequence":"additional","affiliation":[{"name":"Graduate School of Systems and Information Engineering, University of Tsukuba"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tomoyuki","family":"OKAMURA","sequence":"additional","affiliation":[{"name":"Graduate School of Systems and Information Engineering, University of Tsukuba"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tetsuhiko","family":"YAO","sequence":"additional","affiliation":[{"name":"Graduate School of Systems and Information Engineering, University of Tsukuba"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] B. Dally, \u201cPower, programmability, and granularity: The challenges of ExaScale computing,\u201d Parallel Distributed Processing Symposium (IPDPS), 2011 IEEE International, p.878, May 2011.","DOI":"10.1109\/IPDPS.2011.420"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] X. Fan, W.-D. Weber, and L.A. Barroso, \u201cPower provisioning for a warehouse-sized computer,\u201d the 34th annual International Symposium on Computer Architecture, pp.13-23, 2007.","DOI":"10.1145\/1250662.1250665"},{"key":"3","unstructured":"[3] G.E. Moore, \u201cCramming more components onto integrated circuits,\u201d Electronics, vol.38, no.8, pp.114-117, 1965."},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] B. Davari, R.H. Dennard, and G.G. Shahidi, \u201cCMOS scaling for high performance and low power-the next ten years,\u201d Proc. IEEE, vol.83, no.4, pp.595-606, 1995.","DOI":"10.1109\/5.371968"},{"key":"5","unstructured":"[5] Intel turbo boost technology 2.0. http:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/turbo-boost\/turbo-boost-technology.html"},{"key":"6","unstructured":"[6] Amd turbo core technology. http:\/\/www.amd.com\/en-us\/innovations\/software-technologies\/turbo-core"},{"key":"7","unstructured":"[7] Nvidia kepler architecture. http:\/\/www.nvidia.com\/object\/nvidia-kepler.html"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] H. Esmaeilzadeh, E. Blem, R.St. Amant, K. Sankaralingam, and D. Burger, \u201cDark silicon and the end of multicore scaling,\u201d ACM SIGARCH Computer Architecture News-ISCA'11, vol.39, no.3, pp.365-376, 2011.","DOI":"10.1145\/2024723.2000108"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] G. Venkatesh, J. Sampson, N. Goulding, S. Garcia, V. Bryksin, J. Lugo-Martinez, S. Swanson, and M.B. Taylor, \u201cConservation cores: Reducing the energy of mature computations,\u201d ACM SIGARCH Computer Architecture News-ASPLOS'10, vol.38, no.1, pp.205-218, 2010.","DOI":"10.1145\/1735970.1736044"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] N. Goulding-Hotta, J. Sampson, Q. Zheng, V. Bhatt, S. Swanson, and M.B. Taylor, \u201cGreendroid: An architecture for the dark silicon age,\u201d Asia and South Pacific Design Automation Conference, pp.100-105, 2012.","DOI":"10.1109\/ASPDAC.2012.6164926"},{"key":"11","unstructured":"[11] G. Theodoridis, D. Soudris, and S. Vassiliadis, \u201cA survey of coarse-grain reconfigurable architectures and cad tools,\u201d in Fine- and Coarse-Grain Reconfigurable Computing, chapter 2, Springer, 2007."},{"key":"12","unstructured":"[12] A. Niyonkuru, G. Eggers, and H.C. Zeidler, \u201cA reconfigurable processor architecture,\u201d Field-Programmable Logic and Applications, pp.1160-1163, Sept. 2002."},{"key":"13","unstructured":"[13] E. Tau, D. Chen, I. Eslick, and J. Brown, \u201cA first generation DPGA implementation,\u201d the Third Canadian Workshop on Field-Programmable Devices, pp.138-143, May 1995."},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] H. Nakada, K. Oguri, N. Imlig, M. Inamori, R. Koniski, H. Ito, K. Nagami, and T. Shiozawa, \u201cPlastic cell architecture: A dynamically reconfigurable hardware-based computer,\u201d Parallel and Distributed Processing, pp.679-687, April 1999.","DOI":"10.1007\/BFb0097953"},{"key":"15","unstructured":"[15] T. SugiwaraIde, K. Ide, and T. Sato, \u201cDynamically reconfigurable processor implemented with IPFlex's DAPDNA technology,\u201d IEICE Trans. Inf. & Syst., vol.E87-D, no.8, pp.1997-2003, Aug. 2004."},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] V. Lari, S. Muddasani, S. Boppu, F. Hannig, M. Schmid, and J. Teich, \u201cHierarchical power management for adaptive tightly-coupled processor arrays,\u201d ACM Transactions on Design Automation of Electronic Systems, vol.18, no.1, pp.1-25, 2013.","DOI":"10.1145\/2390191.2390193"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] D. Kissler, D. Gran, Z. Salcic, F. Hannig, and J. Teich, \u201cScalable many-domain power gating in coarse-grained reconfigurable processor arrays,\u201d IEEE Embedded Systems Letters, vol.3, no.2, pp.58-61, 2011.","DOI":"10.1109\/LES.2011.2124438"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] K. Kinoshita, T. Okamura, D. Takano, T. Yao, and Y. Yamaguchi, \u201cAn augmented reality system with a coarse-grained reconfigurable device,\u201d ACM SIGARCH Computer Architecture News \u2014 HEART2012, vol.40, no.5, pp.16-21, 2012.","DOI":"10.1145\/2460216.2460220"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] K. Kinoshita, T. Okamura, D. Takano, T. Yao, and Y. Yamaguchi, \u201cSpatiotemporal modular arrangement for energy efficient reconfigurable socs,\u201d the IEEE 7th International Symposium on Embedded Multicore System on Chips, pp.97-100, 2013.","DOI":"10.1109\/MCSoC.2013.41"},{"key":"20","unstructured":"[20] E. Oja, Subspace Methods of Pattern Recognition, Research Studies Press, 1983."},{"key":"21","unstructured":"[21] B.D. Lucas and T. Kanade, \u201cAn iterative image registration technique with an application to stereo vision,\u201d International Joint Conference on Artificial Intelligence, vol.2, pp.674-679, Aug. 1981."},{"key":"22","unstructured":"[22] K. Tatas, K. Siozios, and D. Soudris, \u201cA survey of existing fine-grain reconfigurable architectures and CAD tools,\u201d in Fine- and Coarse-Grain Reconfigurable Computing, chapter 1, Springer, 2007."},{"key":"23","unstructured":"[23] Altera Corp. Stratix ii and virtex-4 power comparison. http:\/\/www.altera.com\/devices\/fpga\/stratix-fpgas\/stratix-ii\/stratix-ii\/features\/st2-90nmpower.html, July 2008."},{"key":"24","unstructured":"[24] Altera Corp. Stratix ii 90-nm silicon power optimization. http:\/\/www.altera.com\/devices\/fpga\/stratix-fpgas\/stratix-ii\/stratix-ii\/features\/st2-90nmpower.html, April 2008."},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] Z. Hu, A. Buyuktosunoglu, V. Srinivasan, V. Zyuban, H. Jacobson, and P. Bose, \u201cMicroarchitectural techniques for power gating of execution units,\u201d Low power electronics and design, pp.32-37, Aug. 2004.","DOI":"10.1145\/1013235.1013249"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] F. Theeuwen and E. Seelen, \u201cPower reduction through clock gating by symbolic manipulation,\u201d Logic and Architecture Synthesis, pp.184-191, 1996.","DOI":"10.1007\/978-0-387-35311-1_32"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] S. Huda, M. Mallick, and J.H. Anderson, \u201cClock gating architectures for FPGA power reduction,\u201d Field Programmable Logic and Applications, pp.112-118, Aug. 2009.","DOI":"10.1109\/FPL.2009.5272538"},{"key":"28","unstructured":"[28] Sekai camera. http:\/\/sekaicamera.com\/"},{"key":"29","unstructured":"[29] Scene recognition engine. http:\/\/www.srengine.com\/"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] W. Luk, T.K. Lee, J.R. Rice, N. Shirazi, and P.Y.K. Cheung, \u201cReconfigurable computing for augmented reality,\u201d Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pp.136-145, 1999.","DOI":"10.1109\/FPGA.1999.803675"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] J. Toledo, J.J. Mart\u00ednez, J. Garrig\u00f3s, R. Toledo-Moreo, and J.M. Ferr\u00e1ndez, \u201cDesign of embedded augmented reality systems,\u201d in Augmented Reality, chapter 3, InTech, 2010.","DOI":"10.5772\/7126"},{"key":"32","unstructured":"[32] axlinux. http:\/\/www.axlinux.com\/english\/index.html"},{"key":"33","unstructured":"[33] S. Watanabe, P.F. Lambert, C.A. Kulikowski, J.L. Buxton, and R. Walker, \u201cEvaluation and selection of variables in pattern recognition,\u201d Computer and Information Sciences, vol.2, pp.91-122, 1967."},{"key":"34","doi-asserted-by":"crossref","unstructured":"[34] J. Shi and C. Tomasi, \u201cGood features to track,\u201d IEEE Conference on Computer Vision and Pattern Recognition, pp.593-600, June 1994.","DOI":"10.1109\/CVPR.1994.323794"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E98.D\/2\/E98.D_2014RCP0015\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,18]],"date-time":"2025-05-18T03:17:52Z","timestamp":1747538272000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E98.D\/2\/E98.D_2014RCP0015\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"references-count":34,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2015]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2014rcp0015","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"type":"print","value":"0916-8532"},{"type":"electronic","value":"1745-1361"}],"subject":[],"published":{"date-parts":[[2015]]}}}