{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,12]],"date-time":"2025-06-12T04:15:34Z","timestamp":1749701734718,"version":"3.41.0"},"reference-count":35,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/transinf.2015edp7289","type":"journal-article","created":{"date-parts":[[2016,10,31]],"date-time":"2016-10-31T22:15:12Z","timestamp":1477952112000},"page":"2672-2681","source":"Crossref","is-referenced-by-count":1,"title":["Reseeding-Oriented Test Power Reduction for Linear-Decompression-Based Test Compression Architectures"],"prefix":"10.1587","volume":"E99.D","author":[{"given":"Tian","family":"CHEN","sequence":"first","affiliation":[{"name":"School of Computer Science and Information, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dandan","family":"SHEN","sequence":"additional","affiliation":[{"name":"School of Computer Science and Information, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"YI","sequence":"additional","affiliation":[{"name":"School of Computer Science and Information, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huaguo","family":"LIANG","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Applied Physics, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoqing","family":"WEN","sequence":"additional","affiliation":[{"name":"Faculty of Computer Science and Systems Engineering, Kyushu Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"WANG","sequence":"additional","affiliation":[{"name":"School of Computer Science and Information, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Y. Zorian, \u201cA distributed BIST control scheme for complex VLSI devices,\u201d Proc. VLSI Test Symp., pp.4-9, 1993.","DOI":"10.1109\/VTEST.1993.313316"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] P. Rosinger, B. Al-Hashimi, and K. Chakrabarty, \u201cRapid generation of thermal-safe test schedules,\u201d Proc. Design, Automation and Test in Europe, pp.840-845, 2005.","DOI":"10.1109\/DATE.2005.252"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] D. Zhao and S. Upadhyaya, \u201cDynamically partitioned test scheduling with adaptive TAM configuration for power-constrained SoC testing,\u201d Proc. IEEE Trans. Comput.-Aided Des., vol.24, no.6, pp.956-965, June 2005.","DOI":"10.1109\/TCAD.2005.847893"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] T. Chantem, X.S. Hu, and R.P. Dick, \u201cTemperature-aware scheduling and assignment for hard real-time applications on MPSoCs,\u201d Proc. Conf. Design, Automation, and Test in Europe (DATE), pp.288-293, 2008.","DOI":"10.1109\/DATE.2008.4484694"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] S. Bahukudumbi and K. Chakrabarty, \u201cPower management using test-pattern ordering for wafer-level test during burn-in,\u201d Proc. IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.17, no.12, pp.1730-1741, 2009.","DOI":"10.1109\/TVLSI.2008.2006679"},{"key":"6","unstructured":"[6] C.-Y. Lin, H.-C. Lin, and H.-M. Chen, \u201cOn reducing test power and test volume by selective pattern compression schemes,\u201d Proc. IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.18, no.8, pp.1220-1224, Aug. 2010."},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] D. Czysz, G. Mrugalski, J. Rajski, and J. Tyszer, \u201cLow power embedded deterministic test,\u201d Proc. VLSI Test Symp., pp.75-83, 2007.","DOI":"10.1109\/VTS.2007.37"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] Z. Chen, S. Seth, and D. Xiang, \u201cA novel hybrid delay testing scheme with low test power, volume, and time\u201d. Proc. VLSI Test Symp., pp.307-312, 2010.","DOI":"10.1109\/VTS.2010.5469547"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] L.-T. Wang, X. Wen, S. Wu, Z. Wang, Z. Jiang, B. Sheu, and X. Gu, \u201cTest compression technology using combinational logic and one-pass ATPG,\u201d IEEE Des. Test of Compu., vol.25, no.2 pp.122-130, 2008.","DOI":"10.1109\/MDT.2008.56"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] S. Wang and S.K. Gupta, \u201cATPG for heat dissipation minimization during test application,\u201d Proc. IEEE Trans. Computers, vol.47, no.2, pp.256-262, 1998.","DOI":"10.1109\/12.663775"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] J. Li, Q. Xu, Y. Hu, and X. Li, \u201cX-Filling for Simultaneous Shift- and Capture-Power Reduction in At-Speed Scan-Based Testing,\u201d Proc. IEEE Trans. Very Large Scale Integr. (VLSI) Syst, vol.18, no.7, pp.1081-1092, 2010.","DOI":"10.1109\/TVLSI.2009.2019980"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] X. Wen, K. Miyase, T. Suzuki, Y. Yamato, S. Kajihara, L.-T. Wang, and K.K. Saluja, \u201cA highly guided x-filling method for effective low-capture-power scan test generation,\u201d Proc. Int'l Conf. Computer Design, pp.251-258, 2006.","DOI":"10.1109\/ICCD.2006.4380825"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] L. Li and K. Chakrabarty, \u201cOn using exponential-Golomb codes and subexponential codes for system-on-a-chip test data compression,\u201d Proc. J. Electron. Test Theory Appl., vol.20, no.6, pp.667-670, 2004.","DOI":"10.1007\/s10677-004-4254-0"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] A.H. El-Maleh, \u201cTest data compression for system-on-a-chip using extended frequency-directed run-length code,\u201d Proc. IET Comput. Digi. Tech., vol.2, no.3, pp.155-163, 2008.","DOI":"10.1049\/iet-cdt:20070028"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] M.H. Tehranipour, M. Nourani, K. Arabi, and A. Afzali-Kusha, \u201cMixed RL-Huffman Encoding For Power Reduction and Data Compression In Scan Test,\u201d Proc. IEEE Intl. Symp. Circuits and Syst., pp.681-684, 2004.","DOI":"10.1109\/ISCAS.2004.1329363"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] P. Sismanoglou and D. Nikolos, \u201cInput Test Data Compression Based on the Reuse of Parts of Dictionary Entries: Static and Dynamic Approaches,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.32, no.11, pp.1762-1775, 2013.","DOI":"10.1109\/TCAD.2013.2270433"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] A.R. Pandey and J.H. Patel, \u201cAn incremental algorithm for test generation in Illinois scan architecture based designs,\u201d Proc. Design, Automation & Test in Europe, pp.368-375, 2002.","DOI":"10.1109\/DATE.2002.998300"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] M.A. Shah and J.H. Patel, \u201cEnhancement of the Illinois scan architecture for use with multiple scan inputs,\u201d Proc. IEEE Computer Soc. Ann. Symp., VLSI, pp.167-172, 2004.","DOI":"10.1109\/ISVLSI.2004.1339525"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] A.R. Pandey and J.H. Patel, \u201cReconfiguration technique for reducing test time and test data volume in Illinois scan architecture based designs,\u201d Proc. 20th IEEE VLSI Test Symp., pp.9-15, 2002.","DOI":"10.1109\/VTS.2002.1011104"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] L.T. Wang, X. Wen, H. Furukawa, F.-S. Hsu, S.-H. Lin, S.-W. Tsai, K.S. Abdel-Hafez, and S. Wu, \u201cVirtual Scan: a new compressed scan technology for test cost reduction,\u201d Proc. Intl. Test Conf., pp.916-925, 2004.","DOI":"10.1109\/TEST.2004.1387356"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] X. Lin, M. Kassab, and J. Rajski, \u201cUsing dynamic shift to reduce test data volume in high-compression designs,\u201d Proc. European Test Symp., pp.1-6, 2014.","DOI":"10.1109\/ETS.2014.6847822"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] T. Chen, L.Y. Zheng, W. Wang, F.J. Ren, X. S Zhang, and H. Chang, \u201cA low power BIST scheme based on block encoding,\u201d 5th Int. Conf. Comput. Commun. Netw. Technol. (ICCCNT), pp.1-7, 2014.","DOI":"10.1109\/ICCCNT.2014.6963020"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] S. Remersaro, X. Lin, Z. Zhang, Z. Zhang, S.M. Reddy, I. Pomeranz, and J. Rajski, \u201cPreferred fill: A scalable method to reduce capture power for scan based designs,\u201d Proc. Intl. Test Conf., pp.1-10, 2006.","DOI":"10.1109\/TEST.2006.297694"},{"key":"24","unstructured":"[24] X. Wen, Y. Yamashita, S. Kajiihara, L.-T. Wang, K.K. Saluja, and K. Kinoshita, \u201cOn low-capture-power test generation for scan testing\u201d Proc. VLSI Test Symp., pp.265-270, 2005."},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] R. Sankaralingam and N.A. Touba, \u201cControlling peak power during scan testing,\u201d Proc. VLSI Test Symp., pp.153-159, 2002.","DOI":"10.1109\/VTS.2002.1011127"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] A. Chandra and R. Kapur, \u201cBounded Adjacent fill for low capture power scan testing,\u201d Proc. VLSI Test Symp., pp.131-138, 2008.","DOI":"10.1109\/VTS.2008.47"},{"key":"27","unstructured":"[27] C. Small, \u201cShrinking devices put the squeeze on system packaging,\u201d EDN, vol.39, no.4, pp.41-46, Feb. 1994."},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] S. Hellebrand, S. Tarnick, J. Rajski, and B. Courtois, \u201cGeneration of vector patterns through reseeding of multiple-polynomial linear feedback shift regist,\u201d Proc. Intl. Test Conf., pp.120-129, 1992.","DOI":"10.1109\/TEST.1992.527812"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] S. Hellebrand, J. Rajski, S. Tarnick, S. Venkataraman, and B. Courtois, \u201cBuilt-in test for circuits with scan based on reseedingof multiple-polynomial linear feedback shift regist,\u201d IEEE Trans. Comput., vol.44, no.2, pp.223-233, 1995.","DOI":"10.1109\/12.364534"},{"key":"30","unstructured":"[30] B. K\u00f6nemann, \u201cLFSR-coded test patterns for scan designs,\u201d Proc. Europ. Test Conf., pp.237-242, 1991."},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] A. Wurtenberger, C.S. Tautermann, and S. Hellebrand, \u201cA hybrid coding strategy for optimized test data compression,\u201d Proc. Intl. Test Conf., pp.451-459, 2003.","DOI":"10.1109\/TEST.2003.1270870"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] S. Sivanantham, M. Padmavathy, G. Gopakumar, P.S. Mallick, and J.R.P. Perinbam, \u201cEnhancement of test data compression with multistage encoding,\u201d Proc. Integr., VLSI J., vol.47, no.4, pp.499-509, 2013.","DOI":"10.1016\/j.vlsi.2013.12.001"},{"key":"33","unstructured":"[33] H.G. Liang, K.H. Zhan, C.Y. Jiang, and M.X. Yi, \u201cA scheme of LFSR reseeding based on dividing parity bits of test cubes,\u201d Chinese Journal of Comput., vol.30, no.10, pp.1689-1695, 2007."},{"key":"34","doi-asserted-by":"crossref","unstructured":"[34] P.M. Rosinger, B.M. Al-Hashimi, and N. Nicolici, \u201cLow power mixed-mode BIST based on mask pattern generation using dual LFSR re-seeding,\u201d Proc. Int. Conf. Comput. Des., pp.474-479, 2002.","DOI":"10.1109\/ICCD.2002.1106816"},{"key":"35","doi-asserted-by":"crossref","unstructured":"[35] J. Lee and N.A. Touba, \u201cLFSR-reseeding scheme achieving low-power dissipation during test,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.26, no.2, pp.396-401, 2007.","DOI":"10.1109\/TCAD.2006.882509"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E99.D\/11\/E99.D_2015EDP7289\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,11]],"date-time":"2025-06-11T22:54:46Z","timestamp":1749682486000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E99.D\/11\/E99.D_2015EDP7289\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":35,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.2015edp7289","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"type":"print","value":"0916-8532"},{"type":"electronic","value":"1745-1361"}],"subject":[],"published":{"date-parts":[[2016]]}}}